Searched refs:ddrccr (Results 1 – 2 of 2) sorted by relevance
264 u32 ddrccr; /* SCG DDR Clock Control Register */ member
335 reg = readl(&scg1_regs->ddrccr); in scg_ddr_get_rate()933 writel(SCG1_DDRCCR_CFG_NUM, &scg1_regs->ddrccr); in scg_a7_ddrclk_init()
Completed in 6 milliseconds