Home
last modified time | relevance | path

Searched refs:ddrdqsclk (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-socfpga/
A Dclock_manager_gen5.c235 writel(cfg->ddrdqsclk & CLKMGR_SDRPLLGRP_DDRDQSCLK_CNT_MASK, in cm_basic_init()
286 ret = cm_write_with_phase(cfg->ddrdqsclk, in cm_basic_init()
/u-boot/arch/arm/mach-socfpga/include/mach/
A Dclock_manager_gen5.h41 u32 ddrdqsclk; member

Completed in 6 milliseconds