Home
last modified time | relevance | path

Searched refs:div_cfg (Results 1 – 2 of 2) sorted by relevance

/u-boot/drivers/clk/aspeed/
A Dclk_ast2500.c273 struct ast2500_div_config div_cfg = { in ast2500_configure_ddr() local
279 ast2500_calc_clock_config(clkin, rate, &div_cfg); in ast2500_configure_ddr()
284 mpll_reg |= (div_cfg.post_div << SCU_MPLL_POST_SHIFT) in ast2500_configure_ddr()
285 | (div_cfg.num << SCU_MPLL_NUM_SHIFT) in ast2500_configure_ddr()
286 | (div_cfg.denum << SCU_MPLL_DENUM_SHIFT); in ast2500_configure_ddr()
382 struct ast2500_div_config div_cfg = { in ast2500_configure_d2pll() local
402 new_rate = ast2500_calc_clock_config(clkin, rate, &div_cfg); in ast2500_configure_d2pll()
405 | (div_cfg.num << SCU_D2PLL_NUM_SHIFT) in ast2500_configure_d2pll()
406 | (div_cfg.denum << SCU_D2PLL_DENUM_SHIFT) in ast2500_configure_d2pll()
407 | (div_cfg.post_div << SCU_D2PLL_POST_SHIFT), in ast2500_configure_d2pll()
/u-boot/arch/arm/include/asm/arch-sunxi/
A Ddisplay2.h20 u32 div_cfg; member

Completed in 4 milliseconds