Home
last modified time | relevance | path

Searched refs:div_value (Results 1 – 2 of 2) sorted by relevance

/u-boot/drivers/clk/imx/
A Dclk-composite-8m.c40 unsigned int div_value; in imx8m_clk_composite_divider_recalc_rate() local
51 div_value = readl(divider->reg) >> PCG_DIV_SHIFT; in imx8m_clk_composite_divider_recalc_rate()
52 div_value &= clk_div_mask(PCG_DIV_WIDTH); in imx8m_clk_composite_divider_recalc_rate()
54 return divider_recalc_rate(clk, prediv_rate, div_value, NULL, in imx8m_clk_composite_divider_recalc_rate()
95 int div_value; in imx8m_clk_composite_divider_set_rate() local
100 &prediv_value, &div_value); in imx8m_clk_composite_divider_set_rate()
109 val |= (u32)(div_value - 1) << PCG_DIV_SHIFT; in imx8m_clk_composite_divider_set_rate()
/u-boot/arch/arm/mach-at91/
A Dclock.c23 u32 div_value; in at91_periph_clk_enable() local
30 div_value = readl(&pmc->pcr) & AT91_PMC_PCR_DIV; in at91_periph_clk_enable()
32 regval = AT91_PMC_PCR_EN | AT91_PMC_PCR_CMD_WRITE | id | div_value; in at91_periph_clk_enable()

Completed in 2 milliseconds