Searched refs:dm_pci_read_config (Results 1 – 4 of 4) sorted by relevance
| /u-boot/cmd/ |
| A D | pci.c | 56 dm_pci_read_config(dev, regs->offset, &val, regs->size); in pci_show_regs()
270 dm_pci_read_config(dev, PCI_CLASS_CODE, &class, PCI_SIZE_8); in pci_header_show()
271 dm_pci_read_config(dev, PCI_HEADER_TYPE, &header_type, PCI_SIZE_8); in pci_header_show()
323 dm_pci_read_config(dev, PCI_VENDOR_ID, &vendor, PCI_SIZE_16); in pci_header_show_brief()
324 dm_pci_read_config(dev, PCI_DEVICE_ID, &device, PCI_SIZE_16); in pci_header_show_brief()
325 dm_pci_read_config(dev, PCI_CLASS_CODE, &class, PCI_SIZE_8); in pci_header_show_brief()
326 dm_pci_read_config(dev, PCI_CLASS_SUB_CODE, &subclass, PCI_SIZE_8); in pci_header_show_brief()
513 dm_pci_read_config(dev, addr, &val, size); in pci_cfg_display()
567 dm_pci_read_config(dev, addr, &val, size); in pci_cfg_modify()
|
| /u-boot/drivers/pci/ |
| A D | pci-uclass.c | 382 int dm_pci_read_config(const struct udevice *dev, int offset, in dm_pci_read_config() function
437 ret = dm_pci_read_config(dev, offset, &value, PCI_SIZE_8); in dm_pci_read_config8()
450 ret = dm_pci_read_config(dev, offset, &value, PCI_SIZE_16); in dm_pci_read_config16()
463 ret = dm_pci_read_config(dev, offset, &value, PCI_SIZE_32); in dm_pci_read_config32()
|
| /u-boot/doc/board/google/ |
| A D | chromebook_coral.rst | 72 proper PCI access is available and normal dm_pci_read_config() calls can be
|
| /u-boot/include/ |
| A D | pci.h | 1152 int dm_pci_read_config(const struct udevice *dev, int offset,
|
Completed in 24 milliseconds