Searched refs:dram_type (Results 1 – 13 of 13) sorted by relevance
/u-boot/arch/mips/mach-mtmips/mt7620/ |
A D | init.c | 15 static const char * const dram_type[] = { variable 87 u32 val, multi, div, fdiv, ffrac, dram_type, sys_div; in mt7620_get_clks() local 94 dram_type = (val & DRAM_TYPE_M) >> DRAM_TYPE_S; in mt7620_get_clks() 123 switch (dram_type) { in mt7620_get_clks() 169 printf("Boot: %s, %s\n", dram_type[dram], bootdev); in print_cpuinfo()
|
/u-boot/drivers/ram/rockchip/ |
A D | sdram_common.c | 141 u64 sdram_get_cs_cap(struct sdram_cap_info *cap_info, u32 cs, u32 dram_type) in sdram_get_cs_cap() argument 146 if (dram_type == DDR4) in sdram_get_cs_cap() 287 int sdram_detect_dbw(struct sdram_cap_info *cap_info, u32 dram_type) in sdram_detect_dbw() argument 292 if (dram_type == DDR3 || dram_type == LPDDR4) { in sdram_detect_dbw() 294 } else if (dram_type == LPDDR3 || dram_type == LPDDR2) { in sdram_detect_dbw() 390 int sdram_detect_cs1_row(struct sdram_cap_info *cap_info, u32 dram_type) in sdram_detect_cs1_row() argument 398 cs0_cap = sdram_get_cs_cap(cap_info, 0, dram_type); in sdram_detect_cs1_row() 400 if (dram_type == DDR4) { in sdram_detect_cs1_row()
|
A D | sdram_pctl_px30.c | 142 u32 dram_type) in pctl_remodify_sdram_params() argument 173 if (cap_info->rank == 2 || dram_type == DDR3 || in pctl_remodify_sdram_params() 174 dram_type == DDR4) in pctl_remodify_sdram_params()
|
A D | sdram_phy_px30.c | 52 u32 dram_type) in sdram_phy_set_ds_odt() argument 57 if (dram_type == DDR3) { in sdram_phy_set_ds_odt() 66 if (dram_type == LPDDR2) in sdram_phy_set_ds_odt()
|
A D | sdram_px30.c | 583 u32 dram_type = sdram_params->base.dramtype; in dram_detect_cap() local 585 if (dram_type != DDR4) { in dram_detect_cap() 589 if (dram_type == LPDDR2) in dram_detect_cap() 597 sdram_detect_dbw(cap_info, dram_type); in dram_detect_cap() 619 if (data_training(dram, 1, dram_type) == 0) in dram_detect_cap() 626 if (data_training(dram, 0, dram_type) == 0) in dram_detect_cap()
|
A D | sdram_rk3328.c | 415 u32 dram_type = sdram_params->base.dramtype; in dram_detect_cap() local 417 if (dram_type != DDR4) { in dram_detect_cap() 426 sdram_detect_dbw(cap_info, dram_type); in dram_detect_cap() 448 if (data_training(dram, 1, dram_type) == 0) in dram_detect_cap()
|
/u-boot/arch/arm/mach-sunxi/ |
A D | dram_sun9i.c | 98 u32 dram_type; member 461 if (para->dram_type == DRAM_TYPE_DDR3) { in mctl_channel_init() 574 if (para->dram_type == DRAM_TYPE_DDR3) { in mctl_channel_init() 594 writel(MCTL_MSTR_DEVICETYPE(para->dram_type) | in mctl_channel_init() 595 MCTL_MSTR_BURSTLENGTH(para->dram_type) | in mctl_channel_init() 600 if (para->dram_type == DRAM_TYPE_DDR3) { in mctl_channel_init() 631 if (para->dram_type != DRAM_TYPE_DDR3) in mctl_channel_init() 665 if (para->dram_type == DRAM_TYPE_DDR3) { in mctl_channel_init() 719 if (para->dram_type == DRAM_TYPE_DDR3) in mctl_channel_init() 751 if (para->dram_type == DRAM_TYPE_DDR3) in mctl_channel_init() [all …]
|
A D | dram_sun8i_a83t.c | 29 u8 dram_type; member 39 MCTL_CR_CHANNEL(1) | MCTL_CR_DRAM_TYPE(para->dram_type) | in mctl_set_cr() 135 if (para->dram_type == DRAM_TYPE_DDR3) { in auto_set_timing_para() 140 } else if (para->dram_type == DRAM_TYPE_LPDDR3) { in auto_set_timing_para() 325 if (para->dram_type == DRAM_TYPE_LPDDR3) in mctl_channel_init() 339 if (para->dram_type == DRAM_TYPE_DDR3) in mctl_channel_init() 445 para.dram_type = CONFIG_DRAM_TYPE; in sunxi_dram_init()
|
/u-boot/arch/arm/include/asm/arch-rockchip/ |
A D | sdram_common.h | 134 int sdram_detect_dbw(struct sdram_cap_info *cap_info, u32 dram_type); 140 int sdram_detect_cs1_row(struct sdram_cap_info *cap_info, u32 dram_type); 141 u64 sdram_get_cs_cap(struct sdram_cap_info *cap_info, u32 cs, u32 dram_type);
|
A D | sdram_pctl_px30.h | 139 u32 dram_type);
|
/u-boot/arch/arm/mach-rockchip/ |
A D | sdram.c | 86 u32 dbw, dram_type; in rockchip_sdram_size() local 92 dram_type = (sys_reg2 >> SYS_REG_DDRTYPE_SHIFT) & SYS_REG_DDRTYPE_MASK; in rockchip_sdram_size() 139 if (dram_type == DDR4) { in rockchip_sdram_size()
|
/u-boot/arch/x86/include/asm/arch-baytrail/fsp/ |
A D | fsp_vpd.h | 13 uint8_t dram_type; member
|
/u-boot/arch/x86/cpu/baytrail/ |
A D | fsp_configs.c | 136 mem->dram_type = fdtdec_get_int(blob, node, in fsp_update_configs()
|
Completed in 15 milliseconds