Home
last modified time | relevance | path

Searched refs:dramtmg1 (Results 1 – 14 of 14) sorted by relevance

/u-boot/board/technexion/pico-imx7d/
A Dspl.c45 .dramtmg1 = 0x0007020d,
/u-boot/arch/arm/mach-imx/mx7/
A Dddr.c70 writel(ddrc_regs_val->dramtmg1, &ddrc_regs->dramtmg1); in mx7_dram_cfg()
/u-boot/board/compulab/cl-som-imx7/
A Dspl.c46 .dramtmg1 = 0x0007020E,
/u-boot/arch/arm/include/asm/arch-mx7/
A Dmx7-ddr.h33 u32 dramtmg1; /* 0x0104 */ member
/u-boot/arch/arm/include/asm/arch-sunxi/
A Ddram_sun8i_a33.h89 u32 dramtmg1; /* 0x5c dram timing parameters register 1 */ member
A Ddram_sun8i_a83t.h89 u32 dramtmg1; /* 0x5c dram timing parameters register 1 */ member
A Ddram_sun8i_a23.h121 u32 dramtmg1; /* 0x104 */ member
/u-boot/drivers/ram/stm32mp1/
A Dstm32mp1_ddr.h72 u32 dramtmg1; member
A Dstm32mp1_ddr_regs.h48 u32 dramtmg1; /* 0x104 SDRAM Timing 1*/ member
A Dstm32mp1_ddr.c106 DDRCTL_REG_TIMING(dramtmg1),
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun8i_a23.c165 &mctl_ctl->dramtmg1); in mctl_init()
A Ddram_sun8i_a33.c143 writel(reg_val, &mctl_ctl->dramtmg1); in auto_set_timing_para()
A Ddram_sun8i_a83t.c175 writel(reg_val, &mctl_ctl->dramtmg1); in auto_set_timing_para()
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h35 u32 dramtmg1; member
132 u32 dramtmg1; member

Completed in 25 milliseconds