Home
last modified time | relevance | path

Searched refs:dramtmg2 (Results 1 – 14 of 14) sorted by relevance

/u-boot/board/technexion/pico-imx7d/
A Dspl.c46 .dramtmg2 = 0x03040407,
/u-boot/arch/arm/mach-imx/mx7/
A Dddr.c71 writel(ddrc_regs_val->dramtmg2, &ddrc_regs->dramtmg2); in mx7_dram_cfg()
/u-boot/board/compulab/cl-som-imx7/
A Dspl.c47 .dramtmg2 = 0x03040407,
/u-boot/arch/arm/include/asm/arch-mx7/
A Dmx7-ddr.h34 u32 dramtmg2; /* 0x0108 */ member
/u-boot/arch/arm/include/asm/arch-sunxi/
A Ddram_sun8i_a33.h90 u32 dramtmg2; /* 0x60 dram timing parameters register 2 */ member
A Ddram_sun8i_a83t.h90 u32 dramtmg2; /* 0x60 dram timing parameters register 2 */ member
A Ddram_sun8i_a23.h122 u32 dramtmg2; /* 0x108 */ member
/u-boot/drivers/ram/stm32mp1/
A Dstm32mp1_ddr.h73 u32 dramtmg2; member
A Dstm32mp1_ddr_regs.h49 u32 dramtmg2; /* 0x108 SDRAM Timing 2*/ member
A Dstm32mp1_ddr.c107 DDRCTL_REG_TIMING(dramtmg2),
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun8i_a23.c171 &mctl_ctl->dramtmg2); in mctl_init()
A Ddram_sun8i_a33.c145 writel(reg_val, &mctl_ctl->dramtmg2); in auto_set_timing_para()
A Ddram_sun8i_a83t.c177 writel(reg_val, &mctl_ctl->dramtmg2); in auto_set_timing_para()
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h36 u32 dramtmg2; member
133 u32 dramtmg2; member

Completed in 23 milliseconds