Searched refs:dtpr1 (Results 1 – 16 of 16) sorted by relevance
| /u-boot/board/ti/ks2_evm/ |
| A D | ddr3_k2g.c | 28 .dtpr1 = 0x328341E0ul,
68 .dtpr1 = 0x32845A80ul,
129 .dtpr1 = 0x32834200ul,
|
| A D | ddr3_cfg.c | 26 .dtpr1 = 0x12868300ul,
|
| /u-boot/arch/arm/mach-keystone/include/mach/ |
| A D | ddr3.h | 26 unsigned int dtpr1; member
|
| /u-boot/arch/arm/include/asm/arch-rockchip/ |
| A D | sdram_rk3288.h | 77 u32 dtpr1; member
|
| /u-boot/board/imgtec/ci20/ |
| A D | ci20.c | 302 .dtpr1 = 0x00400860,
346 .dtpr1 = 0x005608a0,
|
| /u-boot/drivers/ram/stm32mp1/ |
| A D | stm32mp1_ddr.h | 135 u32 dtpr1; member
|
| A D | stm32mp1_ddr_regs.h | 156 u32 dtpr1; /* 0x38 DRAM Timing Parameters1*/ member
|
| A D | stm32mp1_ddr.c | 173 DDRPHY_REG_TIMING(dtpr1),
|
| /u-boot/arch/arm/mach-keystone/ |
| A D | ddr3_spd.c | 33 debug_ddr_cfg("dtpr1 0x%08X\n", ptr->dtpr1); in dump_phy_config()
331 spd_cb->phy_cfg.dtpr1 = (spd->t_wlo & 0xf) << 26 | in init_ddr3param()
|
| A D | ddr3.c | 53 __raw_writel(phy_cfg->dtpr1, base + KS2_DDRPHY_DTPR1_OFFSET); in ddr3_init_ddrphy()
|
| /u-boot/arch/mips/mach-jz47xx/jz4780/ |
| A D | sdram.c | 88 writel(ddr_config->dtpr1, ddr_phy_regs + DDRP_DTPR1); in ddr_phy_init()
|
| /u-boot/arch/arm/include/asm/arch-sunxi/ |
| A D | dram_sun8i_a23.h | 182 u32 dtpr1; /* 0x4c dram timing parameters register 1 */ member
|
| A D | dram_sun6i.h | 175 u32 dtpr1; /* 0x38 dram timing parameters register 1 */ member
|
| /u-boot/arch/mips/mach-jz47xx/include/mach/ |
| A D | jz4780_dram.h | 446 u32 dtpr1; /* DRAM Timing Parameters Register 1 */ member
|
| /u-boot/doc/device-tree-bindings/clock/ |
| A D | rockchip,rk3288-dmc.txt | 90 dtpr1
|
| /u-boot/arch/arm/mach-sunxi/ |
| A D | dram_sun6i.c | 143 (MCTL_TAOND << 0), &mctl_phy->dtpr1); in mctl_channel_init()
|
Completed in 21 milliseconds