Home
last modified time | relevance | path

Searched refs:dtpr2 (Results 1 – 17 of 17) sorted by relevance

/u-boot/board/ti/ks2_evm/
A Dddr3_k2g.c29 .dtpr2 = 0x50022A00ul,
69 .dtpr2 = 0x50023600ul,
130 .dtpr2 = 0x50022A00ul,
A Dddr3_cfg.c27 .dtpr2 = 0x5002D200ul,
/u-boot/arch/arm/mach-keystone/include/mach/
A Dddr3.h27 unsigned int dtpr2; member
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dsdram_rk3288.h78 u32 dtpr2; member
/u-boot/arch/arm/mach-keystone/
A Dddr3_spd.c34 debug_ddr_cfg("dtpr2 0x%08X\n", ptr->dtpr2); in dump_phy_config()
336 spd_cb->phy_cfg.dtpr2 = 0 << 31 | 1 << 30 | 0 << 29 | in init_ddr3param()
339 spd_cb->phy_cfg.dtpr2 |= (((spd->t_xp > spd->t_xpdll) ? in init_ddr3param()
343 spd_cb->phy_cfg.dtpr2 |= (((spd->t_xs > spd->t_xsdll) ? in init_ddr3param()
A Dddr3.c54 __raw_writel(phy_cfg->dtpr2, base + KS2_DDRPHY_DTPR2_OFFSET); in ddr3_init_ddrphy()
/u-boot/board/imgtec/ci20/
A Dci20.c303 .dtpr2 = 0x10042a00,
347 .dtpr2 = 0x10042a00,
/u-boot/drivers/ram/stm32mp1/
A Dstm32mp1_ddr.h136 u32 dtpr2; member
A Dstm32mp1_ddr_regs.h157 u32 dtpr2; /* 0x3C DRAM Timing Parameters2*/ member
A Dstm32mp1_ddr.c174 DDRPHY_REG_TIMING(dtpr2),
/u-boot/arch/mips/mach-jz47xx/jz4780/
A Dsdram.c89 writel(ddr_config->dtpr2, ddr_phy_regs + DDRP_DTPR2); in ddr_phy_init()
/u-boot/arch/arm/include/asm/arch-sunxi/
A Ddram_sun8i_a23.h183 u32 dtpr2; /* 0x50 dram timing parameters register 2 */ member
A Ddram_sun6i.h176 u32 dtpr2; /* 0x3c dram timing parameters register 2 */ member
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun8i_a23.c138 writel(dram_para.tpr4, &mctl_phy->dtpr2); in mctl_init()
A Ddram_sun6i.c146 (MCTL_TEXSR << 0), &mctl_phy->dtpr2); in mctl_channel_init()
/u-boot/arch/mips/mach-jz47xx/include/mach/
A Djz4780_dram.h447 u32 dtpr2; /* DRAM Timing Parameters Register 2 */ member
/u-boot/doc/device-tree-bindings/clock/
A Drockchip,rk3288-dmc.txt91 dtpr2

Completed in 57 milliseconds