Home
last modified time | relevance | path

Searched refs:dw (Results 1 – 25 of 94) sorted by relevance

1234

/u-boot/drivers/power/acpi_pmc/
A Dacpi-pmc-uclass.c42 u32 *dw; in pmc_gpe_init() local
50 dw = upriv->gpe0_dw; in pmc_gpe_init()
55 if (dw[i] & ~mask) in pmc_gpe_init()
63 if (dw[0] == dw[1] || dw[1] == dw[2]) { in pmc_gpe_init()
68 dw[i] = gpio_cfg >> gpe0_shift(upriv, i); in pmc_gpe_init()
72 gpio_cfg |= dw[i] << gpe0_shift(upriv, i); in pmc_gpe_init()
80 pinctrl_route_gpe(itss, dw[0], dw[1], dw[2]); in pmc_gpe_init()
/u-boot/doc/device-tree-bindings/spi/
A Dsnps,dw-apb-ssi.txt15 "snps,dw-apb-ssi-3.20a",
16 "snps,dw-apb-ssi-3.22a",
17 "snps,dw-apb-ssi-3.23",
18 "snps,dw-apb-ssi-4.00a",
19 "snps,dw-apb-ssi-4.01",
21 "snps,dw-apb-ssi" may also be used, but is deprecated in favor of specific
47 "snps,dw-apb-ssi-4.00a", "snps,dw-apb-ssi";
/u-boot/arch/arm/dts/
A Dsocfpga_stratix10.dtsi129 compatible = "snps,dw-apb-gpio";
150 compatible = "snps,dw-apb-gpio";
272 "snps,dw-apb-ssi-4.00a", "snps,dw-apb-ssi";
286 "snps,dw-apb-ssi-4.00a", "snps,dw-apb-ssi";
313 compatible = "snps,dw-apb-timer";
337 compatible = "snps,dw-apb-uart";
349 compatible = "snps,dw-apb-uart";
387 compatible = "snps,dw-wdt";
395 compatible = "snps,dw-wdt";
403 compatible = "snps,dw-wdt";
[all …]
A Dsocfpga_agilex.dtsi195 compatible = "snps,dw-apb-gpio";
215 compatible = "snps,dw-apb-gpio";
370 "snps,dw-apb-ssi-4.00a", "snps,dw-apb-ssi";
384 "snps,dw-apb-ssi-4.00a", "snps,dw-apb-ssi";
411 compatible = "snps,dw-apb-timer";
443 compatible = "snps,dw-apb-uart";
455 compatible = "snps,dw-apb-uart";
498 compatible = "snps,dw-wdt";
507 compatible = "snps,dw-wdt";
516 compatible = "snps,dw-wdt";
[all …]
A Dsocfpga.dtsi588 compatible = "snps,dw-apb-gpio";
609 compatible = "snps,dw-apb-gpio";
630 compatible = "snps,dw-apb-gpio";
808 "snps,dw-apb-ssi";
821 "snps,dw-apb-ssi";
846 compatible = "snps,dw-apb-timer";
856 compatible = "snps,dw-apb-timer";
886 compatible = "snps,dw-apb-uart";
899 compatible = "snps,dw-apb-uart";
944 compatible = "snps,dw-wdt";
[all …]
A Dsocfpga_arria10.dtsi485 compatible = "snps,dw-apb-gpio";
505 compatible = "snps,dw-apb-gpio";
525 compatible = "snps,dw-apb-gpio";
608 "snps,dw-apb-ssi-3.22a", "snps,dw-apb-ssi";
622 "snps,dw-apb-ssi-3.22a", "snps,dw-apb-ssi";
792 compatible = "snps,dw-apb-timer";
802 compatible = "snps,dw-apb-timer";
832 compatible = "snps,dw-apb-uart";
843 compatible = "snps,dw-apb-uart";
886 compatible = "snps,dw-wdt";
[all …]
A Drk3xxx.dtsi115 compatible = "snps,dw-apb-uart";
126 compatible = "snps,dw-apb-uart";
188 compatible = "rockchip,rk2928-dw-mshc";
198 compatible = "rockchip,rk2928-dw-mshc";
208 compatible = "rockchip,rk2928-dw-mshc";
290 compatible = "snps,dw-wdt";
359 compatible = "snps,dw-apb-uart";
371 compatible = "snps,dw-apb-uart";
A Drv1108.dtsi82 compatible = "rockchip,rv1108-uart", "snps,dw-apb-uart";
96 compatible = "rockchip,rv1108-uart", "snps,dw-apb-uart";
110 compatible = "rockchip,rv1108-uart", "snps,dw-apb-uart";
185 compatible = "rockchip,rv1108-dw-mshc", "rockchip,rk3288-dw-mshc";
197 compatible = "rockchip,rv1108-dw-mshc", "rockchip,rk3288-dw-mshc";
209 compatible = "rockchip,rv1108-dw-mshc", "rockchip,rk3288-dw-mshc";
A Dns3.dtsi27 compatible = "snps,dw-apb-uart";
A Drk3036.dtsi111 compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
124 compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
137 compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
243 compatible = "rockchip,rk3288-dw-mshc";
268 compatible = "rockchip,rk3036-dw-mshc", "rockchip,rk3288-dw-mshc";
A Dsun8i-r40.dtsi415 compatible = "snps,dw-apb-uart";
426 compatible = "snps,dw-apb-uart";
437 compatible = "snps,dw-apb-uart";
448 compatible = "snps,dw-apb-uart";
459 compatible = "snps,dw-apb-uart";
470 compatible = "snps,dw-apb-uart";
481 compatible = "snps,dw-apb-uart";
492 compatible = "snps,dw-apb-uart";
810 compatible = "allwinner,sun8i-r40-dw-hdmi",
811 "allwinner,sun8i-a83t-dw-hdmi";
/u-boot/arch/riscv/dts/
A Dk210.dtsi220 "snps,dw-apb-gpio";
240 "snps,dw-apb-uart";
256 "snps,dw-apb-uart";
272 "snps,dw-apb-uart";
288 "snps,dw-apb-ssi-4.01",
289 "snps,dw-apb-ssi";
397 "snps,dw-apb-timer";
408 "snps,dw-apb-timer";
419 "snps,dw-apb-timer";
565 "snps,dw-apb-ssi";
[all …]
/u-boot/arch/arc/dts/
A Demsdp.dts29 compatible = "snps,dw-apb-uart";
49 compatible = "snps,dw-mshc";
A Diot_devkit.dts27 compatible = "snps,dw-apb-uart";
59 compatible = "snps,dw-mshc";
A Daxs10x_mb.dtsi76 compatible = "snps,dw-mshc";
85 compatible = "snps,dw-apb-uart";
93 compatible = "snps,axs10x-spi", "snps,dw-apb-ssi";
A Dabilis_tb100.dts26 compatible = "snps,dw-apb-uart";
A Dhsdk-common.dtsi74 compatible = "snps,dw-apb-uart";
121 compatible = "snps,dw-mshc";
131 compatible = "snps,hsdk-spi", "snps,dw-apb-ssi";
A Dnsim.dts26 compatible = "snps,dw-apb-uart";
/u-boot/doc/device-tree-bindings/pci/
A Darmada8k-pcie.txt7 - compatible : should be "marvell,armada8k-pcie", "snps,dw-pcie".
10 points to the pcie configuration registers as mentioned in dw-pcie dt bindings in the link below.
26 compatible = "marvell,armada8k-pcie", "snps,dw-pcie";
/u-boot/drivers/ddr/fsl/
A Dmain.c333 unsigned int dw; in __step_assign_addresses() local
336 dw = pinfo->dimm_params[i][j].primary_sdram_width; in __step_assign_addresses()
337 if ((dw == 72 || dw == 64)) { in __step_assign_addresses()
340 } else if ((dw == 40 || dw == 32)) { in __step_assign_addresses()
350 unsigned int dw; in __step_assign_addresses() local
351 dw = pinfo->dimm_params[i][j].data_width; in __step_assign_addresses()
353 && (dw == 72 || dw == 64)) { in __step_assign_addresses()
/u-boot/doc/device-tree-bindings/mmc/
A Dsnps,dw-mmc.txt6 * compatible: should be - "snps,dw-mshc".
24 compatible = "snps,dw-mshc";
/u-boot/doc/device-tree-bindings/serial/
A Dsnps-dw-apb-uart.txt4 - compatible : "snps,dw-apb-uart"
43 compatible = "snps,dw-apb-uart";
58 compatible = "snps,dw-apb-uart";
69 compatible = "snps,dw-apb-uart";
/u-boot/drivers/pci/
A Dpcie_intel_fpga.c150 u32 dw[4]; in tlp_read_packet() local
159 dw[count++] = cra_readl(pcie, RP_RXCPL_REG); in tlp_read_packet()
164 dw[count++] = cra_readl(pcie, RP_RXCPL_REG); in tlp_read_packet()
166 comp_status = TLP_COMP_STATUS(dw[1]); in tlp_read_packet()
173 TLP_BYTE_COUNT(dw[1]) == sizeof(u32) && in tlp_read_packet()
175 *value = dw[3]; in tlp_read_packet()
/u-boot/arch/mips/mach-jz47xx/jz4780/
A Dsdram.c30 u32 dw = DDR_DW32 ? 4 : 2; in sdram_size() local
35 size = (1 << (DDR_ROW + DDR_COL)) * dw * banks; in sdram_size()
39 size = (1 << (DDR_ROW + DDR_COL)) * dw * banks; in sdram_size()
/u-boot/drivers/timer/
A DMakefile14 obj-$(CONFIG_DESIGNWARE_APB_TIMER) += dw-apb-timer.o

Completed in 31 milliseconds

1234