Home
last modified time | relevance | path

Searched refs:dwc3_reg (Results 1 – 7 of 7) sorted by relevance

/u-boot/drivers/usb/host/
A Dxhci-dwc3.c29 clrsetbits_le32(&dwc3_reg->g_ctl, in dwc3_set_mode()
57 dwc3_phy_reset(dwc3_reg); in dwc3_core_soft_reset()
65 int dwc3_core_init(struct dwc3 *dwc3_reg) in dwc3_core_init() argument
71 revision = readl(&dwc3_reg->g_snpsid); in dwc3_core_init()
78 dwc3_core_soft_reset(dwc3_reg); in dwc3_core_init()
82 reg = readl(&dwc3_reg->g_ctl); in dwc3_core_init()
102 writel(reg, &dwc3_reg->g_ctl); in dwc3_core_init()
118 struct dwc3 *dwc3_reg; in xhci_dwc3_probe() local
135 dwc3_core_init(dwc3_reg); in xhci_dwc3_probe()
138 reg = readl(&dwc3_reg->g_usb2phycfg[0]); in xhci_dwc3_probe()
[all …]
A Dxhci-fsl.c60 static void fsl_xhci_set_beat_burst_length(struct dwc3 *dwc3_reg) in fsl_xhci_set_beat_burst_length() argument
62 clrsetbits_le32(&dwc3_reg->g_sbuscfg0, USB3_ENABLE_BEAT_BURST_MASK, in fsl_xhci_set_beat_burst_length()
64 setbits_le32(&dwc3_reg->g_sbuscfg1, USB3_SET_BEAT_BURST_LIMIT); in fsl_xhci_set_beat_burst_length()
71 ret = dwc3_core_init(fsl_xhci->dwc3_reg); in fsl_xhci_core_init()
78 dwc3_set_mode(fsl_xhci->dwc3_reg, DWC3_GCTL_PRTCAP_HOST); in fsl_xhci_core_init()
81 dwc3_set_fladj(fsl_xhci->dwc3_reg, GFLADJ_30MHZ_DEFAULT); in fsl_xhci_core_init()
84 fsl_xhci_set_beat_burst_length(fsl_xhci->dwc3_reg); in fsl_xhci_core_init()
95 clrsetbits_le32(&fsl_xhci->dwc3_reg->g_usb3pipectl[0], in fsl_xhci_core_init()
129 priv->ctx.dwc3_reg = (struct dwc3 *)((char *)(priv->hcd_base) + in xhci_fsl_probe()
183 ctx->dwc3_reg = (struct dwc3 *)((char *)(ctx->hcd) + DWC3_REG_OFFSET); in xhci_hcd_init()
A Dxhci-omap.c35 ret = dwc3_core_init(omap->dwc3_reg); in omap_xhci_core_init()
42 dwc3_set_mode(omap->dwc3_reg, DWC3_GCTL_PRTCAP_HOST); in omap_xhci_core_init()
58 ctx->dwc3_reg = (struct dwc3 *)((char *)(ctx->hcd) + DWC3_REG_OFFSET); in xhci_hcd_init()
A Dxhci-exynos5.c53 struct dwc3 *dwc3_reg; member
190 ret = dwc3_core_init(exynos->dwc3_reg); in exynos_xhci_core_init()
197 dwc3_set_mode(exynos->dwc3_reg, DWC3_GCTL_PRTCAP_HOST); in exynos_xhci_core_init()
216 ctx->dwc3_reg = (struct dwc3 *)((char *)(ctx->hcd) + DWC3_REG_OFFSET); in xhci_usb_probe()
/u-boot/include/linux/usb/
A Ddwc3.h218 void dwc3_set_mode(struct dwc3 *dwc3_reg, u32 mode);
219 void dwc3_core_soft_reset(struct dwc3 *dwc3_reg);
220 int dwc3_core_init(struct dwc3 *dwc3_reg);
221 void dwc3_set_fladj(struct dwc3 *dwc3_reg, u32 val);
A Dxhci-omap.h137 struct dwc3 *dwc3_reg; member
142 void omap_reset_usb_phy(struct dwc3 *dwc3_reg);
A Dxhci-fsl.h53 struct dwc3 *dwc3_reg; member

Completed in 7 milliseconds