Home
last modified time | relevance | path

Searched refs:ecc_ena (Results 1 – 10 of 10) sorted by relevance

/u-boot/drivers/ram/octeon/
A Docteon3_lmc.c2106 if (ecc_ena) { in unpack_rlevel_settings()
2141 if (ecc_ena) { in pack_rlevel_settings()
2409 ecc_ena); in display_rl_bm()
2416 ecc_ena); in display_rl_bm_scores()
5009 ecc_ena = cfg.s.ecc_ena; in lmc_write_leveling()
6736 ecc_ena); in rodt_loop()
6738 ecc_ena); in rodt_loop()
7013 if (!ecc_ena) { in rank_major_loop()
7906 ecc_ena = cfg.cn78xx.ecc_ena; in lmc_read_leveling()
10789 int ecc_ena; in cvmx_dbi_switchover_interface() local
[all …]
/u-boot/drivers/ddr/marvell/axp/
A Dddr3_hw_training.c109 dram_info.ecc_ena = 1; in ddr3_hw_training()
113 dram_info.ecc_ena = 0; in ddr3_hw_training()
122 dram_info.num_of_total_pups = ddr_width / PUP_SIZE + dram_info.ecc_ena; in ddr3_hw_training()
453 if (dram_info.ecc_ena) { in ddr3_hw_training()
723 dram_info->ecc_ena) in ddr3_save_training()
954 if (dram_info->ecc_ena) { in ddr3_training_suspend_resume()
A Dddr3_write_leveling.c114 && dram_info->ecc_ena) in ddr3_write_leveling_hw()
143 && dram_info->ecc_ena) in ddr3_write_leveling_hw()
239 for (ecc = 0; ecc < (dram_info->ecc_ena + 1); in ddr3_wl_supplement()
257 (dram_info->ecc_ena * in ddr3_wl_supplement()
413 if (dram_info->ecc_ena) in ddr3_wl_supplement()
436 && dram_info->ecc_ena) in ddr3_wl_supplement()
537 && dram_info->ecc_ena) in ddr3_write_leveling_hw_reg_dimm()
A Dddr3_read_leveling.c104 && dram_info->ecc_ena) in ddr3_read_leveling_hw()
135 && dram_info->ecc_ena) in ddr3_read_leveling_hw()
206 for (ecc = 0; ecc <= (dram_info->ecc_ena); ecc++) { in ddr3_read_leveling_sw()
210 reg |= (dram_info->ecc_ena * in ddr3_read_leveling_sw()
267 pup < (dram_info->num_of_std_pups + dram_info->ecc_ena); in ddr3_read_leveling_sw()
285 pup < (dram_info->num_of_std_pups + dram_info->ecc_ena); in ddr3_read_leveling_sw()
A Dddr3_pbs.c136 for (ecc = 0; ecc < (dram_info->ecc_ena + 1); ecc++) { in ddr3_pbs_tx()
162 reg |= (dram_info->ecc_ena * ecc << in ddr3_pbs_tx()
372 if (pup == (max_pup - 1) && dram_info->ecc_ena) in ddr3_pbs_tx()
579 for (ecc = 0; ecc < (dram_info->ecc_ena + 1); ecc++) { in ddr3_pbs_rx()
604 reg |= (dram_info->ecc_ena * ecc << in ddr3_pbs_rx()
1430 if (pup == (max_pup - 1) && dram_info->ecc_ena) in ddr3_set_pbs_results()
A Dddr3_init.h117 int ddr3_dunit_setup(u32 ecc_ena, u32 hclk_time, u32 *ddr_width);
A Dddr3_dqs.c156 for (ecc = 0; ecc < (dram_info->ecc_ena + 1); ecc++) { in ddr3_dqs_centralization_rx()
161 reg |= (dram_info->ecc_ena * in ddr3_dqs_centralization_rx()
237 for (ecc = 0; ecc < (dram_info->ecc_ena + 1); ecc++) { in ddr3_dqs_centralization_tx()
241 reg |= (dram_info->ecc_ena * in ddr3_dqs_centralization_tx()
A Dddr3_hw_training.h258 u32 ecc_ena; /* 0/1 */ member
A Dddr3_spd.c574 int ddr3_dunit_setup(u32 ecc_ena, u32 hclk_time, u32 *ddr_width) argument
715 if (ecc_ena && ddr3_get_min_val(sum_info.err_check_type, dimm_num,
/u-boot/arch/mips/mach-octeon/include/mach/cvmx/
A Dcvmx-lmcx-defs.h422 uint64_t ecc_ena:1; member
447 uint64_t ecc_ena:1; member
470 uint64_t ecc_ena:1; member
489 uint64_t ecc_ena:1; member
513 uint64_t ecc_ena:1; member
541 uint64_t ecc_ena:1; member
568 uint64_t ecc_ena:1; member
2249 uint64_t ecc_ena:1; member

Completed in 51 milliseconds