Home
last modified time | relevance | path

Searched refs:err_disable (Results 1 – 11 of 11) sorted by relevance

/u-boot/drivers/ddr/fsl/
A Dmpc85xx_ddr_gen1.c84 debug("DMA DDR: err_disable = 0x%08x\n", ddr->err_disable); in ddr_enable_ecc()
85 ddr->err_disable = 0x00000000; in ddr_enable_ecc()
87 debug("DMA DDR: err_disable = 0x%08x\n", ddr->err_disable); in ddr_enable_ecc()
A Dfsl_ddr_gen4.c253 ddr_out32(&ddr->err_disable, regs->err_disable | in fsl_ddr_set_memctl_regs()
257 ddr_out32(&ddr->err_disable, regs->err_disable); in fsl_ddr_set_memctl_regs()
441 ddr_out32(&ddr->err_disable, in fsl_ddr_set_memctl_regs()
442 regs->err_disable & ~DDR_ERR_DISABLE_APED); in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c147 ddr_out32(&ddr->err_disable, regs->err_disable); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c179 out_be32(&ddr->err_disable, regs->err_disable); in fsl_ddr_set_memctl_regs()
A Dinteractive.c684 CFG_REGS(err_disable), in print_fsl_memctl_config_regs()
775 CFG_REGS(err_disable), in fsl_ddr_regs_edit()
/u-boot/arch/powerpc/cpu/mpc83xx/
A Decc.c39 (ddr->err_disable & ECC_ERROR_DISABLE_MBED) ? 1 : 0); in ecc_print_status()
41 (ddr->err_disable & ECC_ERROR_DISABLE_SBED) ? 1 : 0); in ecc_print_status()
43 (ddr->err_disable & ECC_ERROR_DISABLE_MSED) ? 1 : 0); in ecc_print_status()
167 val = ddr->err_disable; in do_ecc()
194 ddr->err_disable = val; in do_ecc()
A Dspd_sdram.c825 ddr->err_disable = ~ECC_ERROR_ENABLE; in spd_sdram()
832 debug("DDR:err_disable=0x%08x\n", ddr->err_disable); in spd_sdram()
948 ddr->err_disable &= ECC_ERROR_ENABLE; in ddr_enable_ecc()
/u-boot/post/cpu/mpc83xx/
A Decc.c65 if (__raw_readl(&ddr->err_disable) & ECC_ERROR_ENABLE) { in ecc_post_test()
/u-boot/include/
A Dfsl_immap.h126 u32 err_disable; /* Error Disable */ member
A Dfsl_ddr_sdram.h301 unsigned int err_disable; member
/u-boot/arch/powerpc/include/asm/
A Dimmap_83xx.h323 u32 err_disable; /* Memory Error Disable */ member

Completed in 40 milliseconds