Home
last modified time | relevance | path

Searched refs:fin_freq (Results 1 – 4 of 4) sorted by relevance

/u-boot/drivers/clk/exynos/
A Dclk-pll.c19 unsigned long pll145x_get_rate(unsigned int *con1, unsigned long fin_freq) in pll145x_get_rate() argument
23 uint64_t fvco = fin_freq; in pll145x_get_rate()
A Dclk-exynos7420.c49 unsigned long fin_freq; member
107 priv->fin_freq = clk_get_rate(&in_clk); in exynos7420_clk_topc_probe()
109 rate = pll145x_get_rate(&topc->bus0_pll_con[0], priv->fin_freq); in exynos7420_clk_topc_probe()
115 rate = pll145x_get_rate(&topc->bus1_pll_con[0], priv->fin_freq) / in exynos7420_clk_topc_probe()
A Dclk-pll.h8 unsigned long pll145x_get_rate(unsigned int *con1, unsigned long fin_freq);
/u-boot/drivers/pwm/
A Dpwm-meson.c106 unsigned long fin_freq; in meson_pwm_set_config() local
123 fin_freq = clk_get_rate(&channel->clk); in meson_pwm_set_config()
124 if (fin_freq == 0) { in meson_pwm_set_config()
129 debug("%s%d: fin_freq: %lu Hz\n", __func__, channeln, fin_freq); in meson_pwm_set_config()
131 pre_div = div64_u64(fin_freq * (u64)period, NSEC_PER_SEC * 0xffffLL); in meson_pwm_set_config()
137 cnt = div64_u64(fin_freq * (u64)period, NSEC_PER_SEC * (pre_div + 1)); in meson_pwm_set_config()
155 duty_cnt = div64_u64(fin_freq * (u64)duty, NSEC_PER_SEC * (pre_div + 1)); in meson_pwm_set_config()

Completed in 5 milliseconds