Home
last modified time | relevance | path

Searched refs:gates (Results 1 – 25 of 25) sorted by relevance

/u-boot/drivers/clk/meson/
A Dg12a-ao.c21 static struct meson_gate gates[] = { variable
31 if (clk->id >= ARRAY_SIZE(gates)) in meson_set_gate()
34 gate = &gates[clk->id]; in meson_set_gate()
A Daxg.c30 static struct meson_gate gates[] = { variable
59 if (clk->id >= ARRAY_SIZE(gates)) in meson_set_gate()
62 gate = &gates[clk->id]; in meson_set_gate()
271 if (gates[id].reg != 0) { in meson_clk_get_rate_by_id()
A Dgxbb.c87 static struct meson_gate gates[] = { variable
215 if (id >= ARRAY_SIZE(gates)) in meson_set_gate_by_id()
218 gate = &gates[id]; in meson_set_gate_by_id()
788 if (gates[id].reg != 0) { in meson_clk_get_rate_by_id()
A Dg12a.c112 static struct meson_gate gates[NUM_CLKS] = { variable
162 if (id >= ARRAY_SIZE(gates)) in meson_set_gate_by_id()
165 gate = &gates[id]; in meson_set_gate_by_id()
848 if (gates[id].reg != 0) { in meson_clk_get_rate_by_id()
/u-boot/drivers/clk/sunxi/
A Dclk_a80.c66 .gates = a80_gates,
71 .gates = a80_mmc_gates,
A Dclk_v3s.c47 .gates = v3s_gates,
A Dclk_a10s.c48 .gates = a10s_gates,
A Dclk_sunxi.c21 return &priv->desc->gates[id]; in priv_to_gate()
A Dclk_a10.c61 .gates = a10_gates,
A Dclk_a23.c64 .gates = a23_gates,
A Dclk_a64.c71 .gates = a64_gates,
A Dclk_a83t.c68 .gates = a83t_gates,
A Dclk_h6.c79 .gates = h6_gates,
A Dclk_a31.c83 .gates = a31_gates,
A Dclk_h3.c84 .gates = h3_gates,
A Dclk_h616.c97 .gates = h616_gates,
A Dclk_r40.c91 .gates = r40_gates,
/u-boot/arch/arm/include/asm/arch-sunxi/
A Dccu.h68 const struct ccu_clk_gate *gates; member
/u-boot/doc/device-tree-bindings/clock/
A Drockchip.txt13 structure a matter of taste, as either all gates can be put into
15 the 10 individual gates containing 16 clocks each.
/u-boot/drivers/clk/mediatek/
A Dclk-mtk.h210 const struct mtk_gate *gates; member
221 const struct mtk_gate *gates);
A Dclk-mtk.c418 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_enable()
445 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_disable()
472 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_get_rate()
525 const struct mtk_gate *gates) in mtk_common_clk_gate_init() argument
534 priv->gates = gates; in mtk_common_clk_gate_init()
/u-boot/board/tbs/tbs2910/
A Dtbs2910.cfg15 /* set the default clock gates to save power */
/u-boot/arch/arm/dts/
A Dsun8i-a23-a33.dtsi593 compatible = "allwinner,sun8i-a23-apb0-gates-clk";
A Dsun9i-a80.dtsi214 compatible = "allwinner,sun9i-a80-apbs-gates-clk";
A Dsun6i-a31.dtsi1295 compatible = "allwinner,sun6i-a31-apb0-gates-clk";

Completed in 24 milliseconds