Home
last modified time | relevance | path

Searched refs:gur (Results 1 – 25 of 129) sorted by relevance

123456

/u-boot/drivers/net/fm/
A Dp1023.c19 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
20 u32 devdisr = in_be32(&gur->devdisr); in is_device_disabled()
27 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
33 setbits_be32(&gur->devdisr, port_to_devdisr[port]); in fman_disable_port()
38 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_enable_port() local
40 clrbits_be32(&gur->devdisr, port_to_devdisr[port]); in fman_enable_port()
45 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
46 u32 pordevsr = in_be32(&gur->pordevsr); in fman_port_enet_if()
A Dp5020.c23 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
24 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
31 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
37 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
42 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_enable_port() local
44 clrbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_enable_port()
49 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
50 u32 rcwsr11 = in_be32(&gur->rcwsr[11]); in fman_port_enet_if()
A Dp4080.c27 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
28 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
35 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
41 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
46 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_enable_port() local
48 clrbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_enable_port()
53 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
54 u32 rcwsr11 = in_be32(&gur->rcwsr[11]); in fman_port_enet_if()
A Db4860.c28 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
29 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
36 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
38 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
43 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_enable_port() local
45 clrbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_enable_port()
54 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
73 serdes2_prtcl = in_be32(&gur->rcwsr[4]) & in fman_port_enet_if()
A Dp5040.c29 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
30 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
37 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
43 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
48 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_enable_port() local
50 clrbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_enable_port()
55 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
56 u32 rcwsr11 = in_be32(&gur->rcwsr[11]); in fman_port_enet_if()
A Dt1024.c23 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
24 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
31 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
33 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
38 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
39 u32 rcwsr13 = in_be32(&gur->rcwsr[13]); in fman_port_enet_if()
A Dls1043.c38 struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in is_device_disabled() local
39 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
46 struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in fman_disable_port() local
48 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
53 struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in fman_port_enet_if() local
54 u32 rcwsr13 = in_be32(&gur->rcwsr[13]); in fman_port_enet_if()
A Dt2080.c31 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
32 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
39 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
41 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
46 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
47 u32 rcwsr13 = in_be32(&gur->rcwsr[13]); in fman_port_enet_if()
A Dt4240.c38 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in is_device_disabled() local
39 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
46 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_disable_port() local
48 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
53 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_enable_port() local
55 clrbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_enable_port()
60 ccsr_gur_t *gur = (void __iomem *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in fman_port_enet_if() local
61 u32 rcwsr13 = in_be32(&gur->rcwsr[13]); in fman_port_enet_if()
A Dls1046.c38 struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in is_device_disabled() local
39 u32 devdisr2 = in_be32(&gur->devdisr2); in is_device_disabled()
46 struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in fman_disable_port() local
48 setbits_be32(&gur->devdisr2, port_to_devdisr[port]); in fman_disable_port()
53 struct ccsr_gur *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in fman_port_enet_if() local
54 u32 rcwsr13 = in_be32(&gur->rcwsr[13]); in fman_port_enet_if()
/u-boot/board/xes/common/
A Dfsl_8xxx_clk.c15 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in get_board_sys_clk() local
18 volatile ccsr_gur_t *gur = &immap->im_gur; in get_board_sys_clk()
21 if (in_be32(&gur->gpporcr) & 0x10000) in get_board_sys_clk()
38 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in get_board_ddr_clk() local
39 u32 ddr_ratio = (in_be32(&gur->porpllsr) & 0x00003e00) >> 9; in get_board_ddr_clk()
45 if (in_be32(&gur->gpporcr) & 0x20000) in get_board_ddr_clk()
A Dfsl_8xxx_pci.c29 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in pci_init_board() local
30 u32 devdisr = in_be32(&gur->devdisr); in pci_init_board()
31 uint pci_spd_norm = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1_SPD; in pci_init_board()
32 uint pci_32 = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1_PCI32; in pci_init_board()
33 uint pci_arb = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1_ARB; in pci_init_board()
34 uint pcix = in_be32(&gur->pordevsr) & MPC85xx_PORDEVSR_PCI1; in pci_init_board()
59 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in pci_init_board() local
61 setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCI1); in pci_init_board()
A Dfsl_8xxx_misc.c31 volatile ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR; in get_board_derivative() local
34 volatile ccsr_gur_t *gur = &immap->im_gur; in get_board_derivative()
42 return gur->gpporcr >> 28; in get_board_derivative()
/u-boot/board/gdsys/p1022/
A Ddiu.c51 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in diu_set_pixel_clock() local
62 temp = in_be32(&gur->clkdvdr) & 0x2000FFFF; in diu_set_pixel_clock()
63 out_be32(&gur->clkdvdr, temp); /* turn off clock */ in diu_set_pixel_clock()
64 out_be32(&gur->clkdvdr, temp | 0x80000000 | ((pixval & 0x1F) << 16)); in diu_set_pixel_clock()
69 ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in platform_diu_init() local
81 clrsetbits_be32(&gur->pmuxcr, PMUXCR_ELBCDIU_MASK, PMUXCR_ELBCDIU_DIU); in platform_diu_init()
82 pmuxcr = in_be32(&gur->pmuxcr); in platform_diu_init()
A Dcontrolcenterd.c82 clrsetbits_be32(&gur->pmuxcr, 0x00600000, 0x80000000); in board_early_init_f()
85 setbits_be32(&gur->pmuxcr, 0x00001000); in board_early_init_f()
88 setbits_be32(&gur->pmuxcr, 0x00000010); in board_early_init_f()
91 setbits_be32(&gur->pmuxcr, 0x00000020); in board_early_init_f()
94 setbits_be32(&gur->pmuxcr, 0x000000c0); in board_early_init_f()
97 setbits_be32(&gur->pmuxcr2, 0x03000000); in board_early_init_f()
100 clrbits_be32(&gur->pmuxcr, 0x00000300); in board_early_init_f()
103 setbits_be32(&gur->pmuxcr, 0x000000F0); in board_early_init_f()
106 in_be32(&gur->pmuxcr); in board_early_init_f()
109 clrbits_be32(&gur->pmuxcr2, 0x001F8000); in board_early_init_f()
[all …]
/u-boot/drivers/net/ldpaa_eth/
A Dls1088a.c28 struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR; in is_device_disabled() local
29 u32 devdisr2 = in_le32(&gur->devdisr2); in is_device_disabled()
36 struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR; in wriop_dpmac_disable() local
38 setbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]); in wriop_dpmac_disable()
43 struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR; in wriop_dpmac_enable() local
45 clrbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]); in wriop_dpmac_enable()
93 struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in fsl_rgmii_init() local
97 ec = gur_in32(&gur->rcwsr[FSL_CHASSIS3_EC1_REGSR]) in fsl_rgmii_init()
106 ec = gur_in32(&gur->rcwsr[FSL_CHASSIS3_EC2_REGSR]) in fsl_rgmii_init()
A Dlx2160a.c36 struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR; in is_device_disabled() local
37 u32 devdisr2 = in_le32(&gur->devdisr2); in is_device_disabled()
44 struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR; in wriop_dpmac_disable() local
46 setbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]); in wriop_dpmac_disable()
51 struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR; in wriop_dpmac_enable() local
53 clrbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]); in wriop_dpmac_enable()
87 struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); in fsl_rgmii_init() local
91 ec = gur_in32(&gur->rcwsr[FSL_CHASSIS3_EC1_REGSR - 1]) in fsl_rgmii_init()
100 ec = gur_in32(&gur->rcwsr[FSL_CHASSIS3_EC2_REGSR - 1]) in fsl_rgmii_init()
/u-boot/board/Arcturus/ucp1020/
A Dspl.c40 ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR; in board_init_f() local
45 setbits_be32(&gur->pmuxcr, in_be32(&gur->pmuxcr) | 0x1000); in board_init_f()
46 setbits_be32(&gur->pmuxcr, in board_init_f()
47 in_be32(&gur->pmuxcr) | MPC85xx_PMUXCR_SD_DATA); in board_init_f()
50 in_be32(&gur->pmuxcr); in board_init_f()
53 clrbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_SD_DATA); in board_init_f()
57 plat_ratio = in_be32(&gur->porpllsr) & MPC85xx_PORPLLSR_PLAT_RATIO; in board_init_f()
/u-boot/board/freescale/p1_p2_rdb_pc/
A Dspl.c32 ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR; in board_init_f() local
37 setbits_be32(&gur->pmuxcr, in_be32(&gur->pmuxcr) | 0x1000); in board_init_f()
38 setbits_be32(&gur->pmuxcr, in board_init_f()
39 in_be32(&gur->pmuxcr) | MPC85xx_PMUXCR_SD_DATA); in board_init_f()
42 in_be32(&gur->pmuxcr); in board_init_f()
45 clrbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_SD_DATA); in board_init_f()
49 plat_ratio = in_be32(&gur->porpllsr) & MPC85xx_PORPLLSR_PLAT_RATIO; in board_init_f()
/u-boot/arch/powerpc/cpu/mpc85xx/
A Dfsl_corenet_serdes.c170 const ccsr_gur_t *gur; in serdes_get_first_lane() local
172 gur = (typeof(gur))CONFIG_SYS_MPC85xx_GUTS_ADDR; in serdes_get_first_lane()
248 const ccsr_gur_t *gur; in serdes_reset_rx() local
254 gur = (typeof(gur))CONFIG_SYS_MPC85xx_GUTS_ADDR; in serdes_reset_rx()
285 static void enable_bank(ccsr_gur_t *gur, int bank) in enable_bank() argument
301 rcw5 = in_be32(gur->rcwsr + 5); in enable_bank()
360 clrbits_be32(&gur->devdisr, devdisr); in p4080_erratum_serdes8()
361 clrbits_be32(&gur->devdisr2, devdisr2); in p4080_erratum_serdes8()
413 enable_bank(gur, FSL_SRDS_BANK_3); in p4080_erratum_serdes8()
546 if ((in_be32(&gur->rcwsr[5]) & B2_B3) != B2_B3) { in fsl_serdes_init()
[all …]
A Dmp.c92 setbits_be32(&gur->coredisrl, 1 << nr); in cpu_disable()
99 u32 coredisrl = in_be32(&gur->coredisrl); in is_core_disabled()
125 u32 devdisr = in_be32(&gur->devdisr); in is_core_disabled()
259 volatile ccsr_gur_t *gur; in plat_mp_up() local
267 gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in plat_mp_up()
289 out_be32(&gur->brrl, mask); in plat_mp_up()
349 devdisr = in_be32(&gur->devdisr); in plat_mp_up()
354 out_be32(&gur->devdisr, devdisr); in plat_mp_up()
388 out_be32(&gur->devdisr, devdisr); in plat_mp_up()
391 in_be32(&gur->devdisr); in plat_mp_up()
[all …]
/u-boot/board/freescale/mpc8548cds/
A Dmpc8548cds.c35 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in checkboard() local
57 gur->tsec34ioovcr = 0xe7e0; /* 1110 0111 1110 0xxx */ in checkboard()
70 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in local_bus_init() local
79 gur->lbiuiplldcr1 = 0x00078080; in local_bus_init()
81 gur->lbiuiplldcr0 = 0x7c0f1bf0; in local_bus_init()
83 gur->lbiuiplldcr0 = 0x6c0f1bf0; in local_bus_init()
85 gur->lbiuiplldcr0 = 0x5c0f1bf0; in local_bus_init()
206 devdisr = in_be32(&gur->devdisr); in pci_init_board()
207 pordevsr = in_be32(&gur->pordevsr); in pci_init_board()
208 porpllsr = in_be32(&gur->porpllsr); in pci_init_board()
[all …]
/u-boot/board/sbc8548/
A Dsbc8548.c61 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in local_bus_init() local
74 out_be32(&gur->lbiuiplldcr1, 0x00078080); in local_bus_init()
76 out_be32(&gur->lbiuiplldcr0, 0x7c0f1bf0); in local_bus_init()
78 out_be32(&gur->lbiuiplldcr0, 0x6c0f1bf0); in local_bus_init()
80 out_be32(&gur->lbiuiplldcr0, 0x5c0f1bf0); in local_bus_init()
247 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in pci_init_board() local
252 u32 devdisr = in_be32(&gur->devdisr); in pci_init_board()
253 u32 pordevsr = in_be32(&gur->pordevsr); in pci_init_board()
254 u32 porpllsr = in_be32(&gur->porpllsr); in pci_init_board()
283 setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCI1); /* disable */ in pci_init_board()
[all …]
/u-boot/board/freescale/mpc8568mds/
A Dmpc8568mds.c133 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in local_bus_init() local
142 gur->lbiuiplldcr1 = 0x00078080; in local_bus_init()
144 gur->lbiuiplldcr0 = 0x7c0f1bf0; in local_bus_init()
146 gur->lbiuiplldcr0 = 0x6c0f1bf0; in local_bus_init()
148 gur->lbiuiplldcr0 = 0x5c0f1bf0; in local_bus_init()
296 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); in pci_init_board() local
303 devdisr = in_be32(&gur->devdisr); in pci_init_board()
304 pordevsr = in_be32(&gur->pordevsr); in pci_init_board()
305 porpllsr = in_be32(&gur->porpllsr); in pci_init_board()
343 setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCI1); /* disable */ in pci_init_board()
/u-boot/arch/powerpc/cpu/mpc86xx/
A Dmp.c37 volatile ccsr_gur_t *gur = &immap->im_gur; in cpu_disable() local
41 setbits_be32(&gur->devdisr, MPC86xx_DEVDISR_CPU0); in cpu_disable()
44 setbits_be32(&gur->devdisr, MPC86xx_DEVDISR_CPU1); in cpu_disable()
56 ccsr_gur_t *gur = &immap->im_gur; in is_core_disabled() local
57 u32 devdisr = in_be32(&gur->devdisr); in is_core_disabled()

Completed in 25 milliseconds

123456