Home
last modified time | relevance | path

Searched refs:hws_result (Results 1 – 7 of 7) sorted by relevance

/u-boot/drivers/ddr/marvell/a38x/
A Dddr3_training_ip.h46 enum hws_result { enum
A Dddr3_init.h89 extern enum hws_result training_result[MAX_STAGE_LIMIT][MAX_INTERFACE_NUM];
A Dddr3_training_ip_prv_if.h113 enum hws_result *ddr3_tip_get_result_ptr(u32 stage);
A Dddr3_training_hw_algo.c166 enum hws_result *flow_result = ddr3_tip_get_result_ptr(training_stage); in ddr3_tip_vref()
A Dddr3_debug.c184 enum hws_result *ddr3_tip_get_result_ptr(u32 stage) in ddr3_tip_get_result_ptr()
326 char *ddr3_tip_convert_tune_result(enum hws_result tune_result) in ddr3_tip_convert_tune_result()
A Dddr3_training_centralization.c75 enum hws_result *flow_result = ddr3_tip_get_result_ptr(training_stage); in ddr3_tip_centralization()
A Dddr3_training.c39 enum hws_result training_result[MAX_STAGE_LIMIT][MAX_INTERFACE_NUM];
1210 enum hws_result *flow_result = training_result[training_stage]; in ddr3_tip_freq_set()

Completed in 13 milliseconds