Home
last modified time | relevance | path

Searched refs:init_val (Results 1 – 4 of 4) sorted by relevance

/u-boot/drivers/ddr/marvell/a38x/
A Dddr3_training_pbs.c46 int init_val = (search_dir == HWS_LOW2HIGH) ? 0 : iterations; in ddr3_tip_pbs() local
82 tm->if_act_mask, init_val, iterations, in ddr3_tip_pbs()
212 tm->if_act_mask, init_val, in ddr3_tip_pbs()
390 init_val = 0; in ddr3_tip_pbs()
395 search_dir, dir, tm->if_act_mask, init_val, in ddr3_tip_pbs()
476 init_val = (search_dir == HWS_LOW2HIGH) ? 0 : iterations; in ddr3_tip_pbs()
523 init_val, iterations, in ddr3_tip_pbs()
615 init_val = (pbs_mode == PBS_RX_MODE) ? 0 : iterations; in ddr3_tip_pbs()
622 init_val, iterations, pbs_pattern, in ddr3_tip_pbs()
/u-boot/drivers/video/nexell/soc/
A Ds5pxx18_soc_disptop.c138 void nx_disp_top_set_hdmifield(u32 enable, u32 init_val, u32 vsynctoggle, in nx_disp_top_set_hdmifield() argument
146 regvalue = ((enable & 0x01) << 0) | ((init_val & 0x01) << 1) | in nx_disp_top_set_hdmifield()
A Ds5pxx18_soc_disptop.h364 void nx_disp_top_set_hdmifield(u32 enable, u32 init_val, u32 vsynctoggle,
381 void nx_disp_top_set_hdmifield(u32 enable, u32 init_val, u32 vsynctoggle,
/u-boot/cmd/
A Dnvedit.c633 char *init_val; in do_env_edit() local
643 init_val = env_get(argv[1]); in do_env_edit()
644 if (init_val) in do_env_edit()
645 snprintf(buffer, CONFIG_SYS_CBSIZE, "%s", init_val); in do_env_edit()

Completed in 10 milliseconds