Home
last modified time | relevance | path

Searched refs:intr_status (Results 1 – 4 of 4) sorted by relevance

/u-boot/drivers/mtd/nand/raw/
A Ddenali_spl.c44 uint32_t intr_status; in wait_for_irq() local
47 intr_status = readl(denali_flash_reg + INTR_STATUS(flash_bank)); in wait_for_irq()
49 if (intr_status & INTR__ECC_UNCOR_ERR) { in wait_for_irq()
54 if (intr_status & irq_mask) in wait_for_irq()
62 debug("Timeout with interrupt status %08x\n", intr_status); in wait_for_irq()
/u-boot/drivers/usb/gadget/
A Ddwc2_udc_otg_xfer_dma.c485 u32 intr_status, gotgint; in dwc2_udc_irq() local
491 intr_status = readl(&reg->gintsts); in dwc2_udc_irq()
500 if (!intr_status) { in dwc2_udc_irq()
505 if (intr_status & INT_ENUMDONE) { in dwc2_udc_irq()
524 if (intr_status & INT_EARLY_SUSPEND) { in dwc2_udc_irq()
529 if (intr_status & INT_SUSPEND) { in dwc2_udc_irq()
542 if (intr_status & INT_OTG) { in dwc2_udc_irq()
559 if (intr_status & INT_RESUME) { in dwc2_udc_irq()
571 if (intr_status & INT_RESET) { in dwc2_udc_irq()
596 if (intr_status & INT_IN_EP) in dwc2_udc_irq()
[all …]
A Ddwc2_udc_otg.c924 u32 intr_status = readl(&reg->gintsts); in dwc2_udc_handle_interrupt() local
927 if (intr_status & gintmsk) in dwc2_udc_handle_interrupt()
/u-boot/drivers/ufs/
A Dufs.c174 u32 intr_status; in ufshcd_send_uic_cmd() local
196 intr_status = ufshcd_readl(hba, REG_INTERRUPT_STATUS); in ufshcd_send_uic_cmd()
197 enabled_intr_status = intr_status & hba->intr_mask; in ufshcd_send_uic_cmd()
198 ufshcd_writel(hba, intr_status, REG_INTERRUPT_STATUS); in ufshcd_send_uic_cmd()
817 u32 intr_status; in ufshcd_send_command() local
824 intr_status = ufshcd_readl(hba, REG_INTERRUPT_STATUS); in ufshcd_send_command()
825 enabled_intr_status = intr_status & hba->intr_mask; in ufshcd_send_command()
826 ufshcd_writel(hba, intr_status, REG_INTERRUPT_STATUS); in ufshcd_send_command()

Completed in 11 milliseconds