Home
last modified time | relevance | path

Searched refs:layer (Results 1 – 25 of 35) sorted by relevance

12

/u-boot/drivers/video/nexell/
A Ds5pxx18_dp.c248 int layer = plane->layer; in dp_plane_layer_setup() local
283 __func__, module, layer, in dp_plane_set_enable()
287 if (layer != MLC_LAYER_VIDEO) { in dp_plane_set_enable()
289 nx_mlc_set_dirty_flag(module, layer); in dp_plane_set_enable()
297 nx_mlc_set_layer_enable(module, layer, 1); in dp_plane_set_enable()
298 nx_mlc_set_dirty_flag(module, layer); in dp_plane_set_enable()
300 nx_mlc_set_layer_enable(module, layer, 0); in dp_plane_set_enable()
301 nx_mlc_set_dirty_flag(module, layer); in dp_plane_set_enable()
308 nx_mlc_set_dirty_flag(module, layer); in dp_plane_set_enable()
323 nx_mlc_set_dirty_flag(module, layer); in dp_plane_set_address()
[all …]
/u-boot/drivers/video/nexell/soc/
A Ds5pxx18_soc_mlc.c312 if (layer == 0 || layer == 1) { in nx_mlc_set_dirty_flag()
330 if (layer == 0 || layer == 1) { in nx_mlc_get_dirty_flag()
356 if (layer == 0 || layer == 1) { in nx_mlc_set_layer_enable()
376 if (layer == 0 || layer == 1) { in nx_mlc_get_layer_enable()
398 if (layer == 0 || layer == 1) { in nx_mlc_set_lock_size()
419 if (layer == 0 || layer == 1) { in nx_mlc_set_alpha_blending()
454 if (layer == 0 || layer == 1) { in nx_mlc_set_transparency()
481 if (layer == 0 || layer == 1) { in nx_mlc_set_color_inversion()
628 if (layer == 0 || layer == 1) { in nx_mlc_set_format_rgb()
657 if (layer == 0 || layer == 1) { in nx_mlc_set_position()
[all …]
A Ds5pxx18_soc_mlc.h167 void nx_mlc_set_dirty_flag(u32 module_index, u32 layer);
168 int nx_mlc_get_dirty_flag(u32 module_index, u32 layer);
169 void nx_mlc_set_layer_enable(u32 module_index, u32 layer, int benb);
170 int nx_mlc_get_layer_enable(u32 module_index, u32 layer);
174 void nx_mlc_set_transparency(u32 module_index, u32 layer, int benb,
180 void nx_mlc_set_format_rgb(u32 module_index, u32 layer,
183 void nx_mlc_set_position(u32 module_index, u32 layer, s32 sx,
195 void nx_mlc_set_rgblayer_stride(u32 module_index, u32 layer,
412 void nx_mlc_get_rgblayer_stride(u32 module_index, u32 layer,
414 void nx_mlc_get_rgblayer_address(u32 module_index, u32 layer,
[all …]
/u-boot/arch/arm/mach-nexell/include/mach/
A Ddisplay.h129 int layer; member
264 int dp_plane_set_enable(int module, int layer, int on);
265 int dp_plane_set_address(int module, int layer, unsigned int address);
266 int dp_plane_wait_vsync(int module, int layer, int fps);
/u-boot/drivers/ufs/
A DKconfig20 This selects the glue layer driver for Cadence controller
/u-boot/doc/device-tree-bindings/net/
A Dallwinner,sun7i-a20-gmac.txt3 This device is a platform glue layer for stmmac.
/u-boot/doc/
A DREADME.fsl-trustzone-components6 is left to a root-of-trust security software layer (running in EL3
A DREADME.POST54 2.1. Hardware-independent POST layer
62 time. The POST layer will allow the developer to add any custom POST
105 The POST layer will also distinguish a special group of tests that
107 layer will automatically detect rebooting and will notify the test
110 2.1.1. POST layer interfaces
112 This section details the interfaces between the POST layer and the
127 The POST layer will export the following interface routines:
225 The results of tests will be collected by the POST layer. The POST
272 will contain the source code of the POST layer and most of POST
333 The POST layer of U-Boot will check whether the system runs in
[all …]
A DREADME.enetaddr62 During runtime, the ethernet layer will use the environment variables to sync
/u-boot/drivers/video/
A Dnexell_display.c164 plane->layer, plane->fb_base); in nx_display_parse_dp_layer()
168 debug("DP: plane.%d [0x%x] ->\n", plane->layer, plane->fb_base); in nx_display_parse_dp_layer()
430 dp->planes[i].layer = i; in nx_display_setup()
473 dp_dev_str[dp->dev_type], dp->module, dp->fb_plane->layer, in nx_display_setup()
/u-boot/board/freescale/p1010rdb/
A DREADME.P1010RDB-PB37 PCB: 6-layer routing (4-layer signals, 2-layer power and ground)
A DREADME.P1010RDB-PA54 - 6-layer routing (4-layer signals, 2-layer power and ground)
/u-boot/drivers/mtd/
A DKconfig7 bool "Enable MTD layer"
65 to the MTD layer.
/u-boot/doc/device-tree-bindings/input/
A Dhid-over-i2c.txt11 with the device and the generic hid core layer will handle the protocol.
/u-boot/doc/build/
A Dtools.rst40 emulation layer. The MinGW32/64 subsystems are for building native Windows
/u-boot/doc/device-tree-bindings/pci/
A Dmediatek-pcie.txt14 - sys_ckN :transaction layer and data link layer clock
/u-boot/drivers/mtd/ubi/
A DKconfig15 UBI is a software layer above MTD layer which admits of LVM-like
/u-boot/drivers/mtd/spi/
A DKconfig201 Enable the MTD support for spi flash layer, this adapter is for
205 UBI which can only operate on top of the MTD layer.
213 Enable the MTD support for the SPI flash layer in SPL.
/u-boot/api/
A DREADME55 - calls directly, or leverages the provided glue mid-layer
/u-boot/drivers/phy/
A DKconfig12 layer of the protocols in the OSI model.
28 layer of the protocols (https://en.wikipedia.org/wiki/OSI_model).
/u-boot/drivers/ata/
A DKconfig33 Enable this to allow interfacing SATA devices via the SCSI layer.
/u-boot/doc/device-tree-bindings/phy/
A Dphy-mtk-tphy.txt4 T-phy controller supports physical layer functionality for a number of
/u-boot/arch/arm/dts/
A Dimx6qdl-sr-som-ti.dtsi158 /* vqmmc-supply = <&nvcc_sd1>; - MMC layer doesn't like it! */
/u-boot/doc/arch/
A Dxtensa.rst26 abstraction layer (HAL). For the purpose of U-Boot, the HAL consists only
/u-boot/lib/efi_loader/
A Defi_net.c759 u16 type, u16 *layer, u8 bis, in efi_pxe_base_code_discover() argument

Completed in 25 milliseconds

12