Home
last modified time | relevance | path

Searched refs:max_clk (Results 1 – 21 of 21) sorted by relevance

/u-boot/arch/arm/mach-omap2/omap3/
A Dsys_info.c269 max_clk = "720 MHz"; in print_cpuinfo()
271 max_clk = "600 MHz"; in print_cpuinfo()
287 max_clk = "600 MHz"; in print_cpuinfo()
294 max_clk = "800 MHz"; in print_cpuinfo()
299 max_clk = "1 GHz"; in print_cpuinfo()
304 max_clk = "800 MHz"; in print_cpuinfo()
309 max_clk = "1 GHz"; in print_cpuinfo()
319 max_clk = "1 GHz"; in print_cpuinfo()
329 max_clk = "1 GHz"; in print_cpuinfo()
334 max_clk = "1 GHz"; in print_cpuinfo()
[all …]
/u-boot/drivers/mmc/
A Datmel_sdhci.c22 u32 max_clk, min_clk = ATMEL_SDHC_MIN_FREQ; in atmel_sdhci_init() local
33 max_clk = at91_get_periph_generated_clk(id); in atmel_sdhci_init()
34 if (!max_clk) { in atmel_sdhci_init()
39 host->max_clk = max_clk; in atmel_sdhci_init()
60 u32 max_clk; in atmel_sdhci_probe() local
85 max_clk = clk_get_rate(&clk); in atmel_sdhci_probe()
86 if (!max_clk) in atmel_sdhci_probe()
98 host->max_clk = max_clk; in atmel_sdhci_probe()
A Dkona_sdhci.c81 u32 max_clk; in kona_sdhci_init() local
94 &max_clk); in kona_sdhci_init()
99 &max_clk); in kona_sdhci_init()
104 &max_clk); in kona_sdhci_init()
109 &max_clk); in kona_sdhci_init()
124 host->max_clk = max_clk; in kona_sdhci_init()
A Daspeed_sdhci.c24 u32 max_clk; in aspeed_sdhci_probe() local
39 max_clk = clk_get_rate(&clk); in aspeed_sdhci_probe()
40 if (IS_ERR_VALUE(max_clk)) { in aspeed_sdhci_probe()
41 ret = max_clk; in aspeed_sdhci_probe()
45 host->max_clk = max_clk; in aspeed_sdhci_probe()
A Dmv_sdhci.c72 int mv_sdh_init(unsigned long regbase, u32 max_clk, u32 min_clk, u32 quirks) in mv_sdh_init() argument
84 host->max_clk = max_clk; in mv_sdh_init()
A Dsdhci.c399 if ((host->max_clk / div) <= clock)
411 if (host->max_clk <= clock) {
417 if ((host->max_clk / div) <= clock)
426 if ((host->max_clk / div) <= clock)
859 if (host->max_clk == 0) {
864 host->max_clk = (caps & SDHCI_CLOCK_BASE_MASK) >>
866 host->max_clk *= 1000000;
868 host->max_clk *= host->clk_mul;
870 if (host->max_clk == 0) {
875 if (f_max && (f_max < host->max_clk))
[all …]
A Dbcm2835_sdhost.c168 unsigned int max_clk; /* Max possible freq */ member
632 div = host->max_clk / clock; in bcm2835_set_clock()
635 if ((host->max_clk / div) > clock) in bcm2835_set_clock()
642 clock = host->max_clk / (div + 2); in bcm2835_set_clock()
737 cfg->f_max = host->max_clk; in bcm2835_add_host()
738 cfg->f_min = host->max_clk / SDCDIV_MAX_CDIV; in bcm2835_add_host()
777 host->max_clk = bcm2835_get_mmc_clock(BCM2835_MBOX_CLOCK_ID_CORE); in bcm2835_probe()
A Dpic32_sdhci.c48 host->max_clk = clk_rate; in pic32_sdhci_probe()
A Drockchip_sdhci.c63 host->max_clk = max_frequency; in arasan_sdhci_probe()
A Ddw_mmc.c591 u32 max_clk, u32 min_clk) argument
598 cfg->f_max = max_clk;
622 int add_dwmci(struct dwmci_host *host, u32 max_clk, u32 min_clk) argument
624 dwmci_setup_cfg(&host->cfg, host, max_clk, min_clk);
A Dmsm_sdhci.c100 host->max_clk = 0; in msm_sdc_probe()
A Dbcm2835_sdhci.c216 host->max_clk = emmc_freq; in bcm2835_sdhci_probe()
A Ds5p_sdhci.c95 host->max_clk = 52000000; in s5p_sdhci_core_init()
A Dftsdc010_mci.c375 uint caps, u32 max_clk, u32 min_clk) in ftsdc_setup_cfg() argument
379 cfg->f_max = max_clk; in ftsdc_setup_cfg()
A Diproc_sdhci.c281 host->max_clk = f_min_max[1]; in iproc_sdhci_probe()
A Dxenon_sdhci.c494 host->max_clk = XENON_MMC_MAX_CLK; in xenon_sdhci_probe()
A Dzynq_sdhci.c601 host->max_clk = clock; in arasan_sdhci_probe()
A Dam654_sdhci.c540 host->max_clk = clock; in am654_sdhci_probe()
/u-boot/include/
A Ddwmmc.h272 u32 max_clk, u32 min_clk);
302 int add_dwmci(struct dwmci_host *host, u32 max_clk, u32 min_clk);
A Dsdhci.h312 unsigned int max_clk; /* Maximum Base Clock frequency */ member
/u-boot/arch/arm/mach-mvebu/include/mach/
A Dcpu.h148 int mv_sdh_init(unsigned long regbase, u32 max_clk, u32 min_clk, u32 quirks);

Completed in 29 milliseconds