Home
last modified time | relevance | path

Searched refs:mbus (Results 1 – 17 of 17) sorted by relevance

/u-boot/arch/arm/mach-mvebu/
A Dmbus.c114 void __iomem *addr = mbus->mbuswins_base + in mvebu_mbus_read_window()
115 mbus->soc->win_cfg_offset(win); in mvebu_mbus_read_window()
151 addr = mbus->mbuswins_base + mbus->soc->win_cfg_offset(win); in mvebu_mbus_disable_window()
165 void __iomem *addr = mbus->mbuswins_base + in mvebu_mbus_window_is_free()
166 mbus->soc->win_cfg_offset(win); in mvebu_mbus_window_is_free()
188 mvebu_mbus_read_window(mbus, win, in mvebu_mbus_window_conflicts()
224 mvebu_mbus_read_window(mbus, win, in mvebu_mbus_find_window()
244 mbus->soc->win_cfg_offset(win); in mvebu_mbus_setup_window()
275 win < mbus->soc->num_wins; win++) in mvebu_mbus_alloc_window()
428 mvebu_mbus_read_window(mbus, win, in mvebu_mbus_get_lowest_base()
[all …]
A DMakefile17 obj-y += mbus.o
68 obj-y += mbus.o
/u-boot/include/linux/
A Dmbus.h70 int mbus_dt_setup_win(struct mvebu_mbus_state *mbus,
/u-boot/arch/arm/dts/
A Dkirkwood-98dx4122.dtsi3 mbus@f1000000 {
A Dkirkwood.dtsi31 mbus@f1000000 {
32 compatible = "marvell,kirkwood-mbus", "simple-bus";
199 mbusc: mbus-controller@20000 {
200 compatible = "marvell,mbus-controller";
A Dkirkwood-6192.dtsi3 mbus@f1000000 {
A Dkirkwood-6281.dtsi3 mbus@f1000000 {
A Darmada-370-xp.dtsi165 mbusc: mbus-controller@20000 {
166 compatible = "marvell,mbus-controller";
A Darmada-38x.dtsi35 compatible = "marvell,armada380-mbus", "simple-bus";
346 mbusc: mbus-controller@20000 {
347 compatible = "marvell,mbus-controller";
568 reg-names = "sdhci", "mbus", "conf-sdio3";
A Darmada-375.dtsi105 compatible = "marvell,armada375-mbus", "simple-bus";
405 mbusc: mbus-controller@20000 {
406 compatible = "marvell,mbus-controller";
A Darmada-xp-98dx3236.dtsi41 compatible = "marvell,armadaxp-mbus", "simple-bus";
A Darmada-xp.dtsi31 compatible = "marvell,armadaxp-mbus", "simple-bus";
A Dsun8i-h3.dtsi141 interconnects = <&mbus 9>;
A Dsun50i-a64.dtsi1074 mbus: dram-controller@1c62000 { label
1075 compatible = "allwinner,sun50i-a64-mbus";
1139 interconnects = <&mbus 9>;
A Dsunxi-h3-h5.dtsi559 mbus: dram-controller@1c62000 { label
560 compatible = "allwinner,sun8i-h3-mbus";
A Dsun50i-h6.dtsi242 clock-names = "bus", "mbus";
/u-boot/arch/arm/mach-sunxi/
A DKconfig482 int "sunxi mbus clock speed"
485 Set the mbus clock speed. The maximum on sun5i hardware is 300MHz.

Completed in 24 milliseconds