Home
last modified time | relevance | path

Searched refs:mdio (Results 1 – 25 of 313) sorted by relevance

12345678910>>...13

/u-boot/drivers/net/ti/
A Dcpsw_mdio.c78 struct cpsw_mdio *mdio = bus->priv; in cpsw_mdio_read() local
91 writel(reg, &mdio->regs->user[0].access); in cpsw_mdio_read()
96 reg = readl(&mdio->regs->user[0].access); in cpsw_mdio_read()
104 struct cpsw_mdio *mdio = bus->priv; in cpsw_mdio_write() local
118 writel(reg, &mdio->regs->user[0].access); in cpsw_mdio_write()
125 struct cpsw_mdio *mdio = bus->priv; in cpsw_mdio_get_alive() local
128 val = readl(&mdio->regs->control); in cpsw_mdio_get_alive()
196 struct cpsw_mdio *mdio = bus->priv; in cpsw_mdio_free() local
200 reg = readl(&mdio->regs->control); in cpsw_mdio_free()
202 writel(reg, &mdio->regs->control); in cpsw_mdio_free()
[all …]
/u-boot/arch/powerpc/dts/
A Dp4080ds.dts92 mdio-mux-emi1 {
95 compatible = "mdio-mux-gpio", "mdio-mux";
96 mdio-parent-bus = <&mdio0>;
99 p4080mdio0: mdio@0 {
109 p4080mdio1: mdio@1 {
131 p4080mdio2: mdio@2 {
154 p4080mdio3: mdio@3 {
177 mdio-mux-emi2 {
180 compatible = "mdio-mux-gpio", "mdio-mux";
184 p4080xmdio1: mdio@1 {
[all …]
A Dp5040ds.dts119 mdio-mux-emi1 {
122 compatible = "mdio-mux-mmioreg", "mdio-mux";
123 mdio-parent-bus = <&mdio0>;
127 hydra_rg:rgmii-mdio@8 {
142 hydra_sg_slot2: sgmii-mdio@28 {
165 hydra_sg_slot3: sgmii-mdio@68 {
188 hydra_sg_slot5: sgmii-mdio@38 {
210 hydra_sg_slot6: sgmii-mdio@48 {
234 mdio-mux-emi2 {
237 compatible = "mdio-mux-mmioreg", "mdio-mux";
[all …]
A Dp3041ds.dts67 hydra_mdio_xgmii: mdio@f1000 {
96 mdio-mux-emi1 {
99 compatible = "mdio-mux-mmioreg", "mdio-mux";
100 mdio-parent-bus = <&mdio0>;
104 hydra_mdio_rgmii: rgmii-mdio@8 {
119 hydra_mdio_sgmii: sgmii-mdio@28 {
A Dp2020rdb-pc.dtsi10 mdio@24520 {
21 mdio@25520 {
28 mdio@26520 {
A Dqoriq-fman3l-0.dtsi52 mdio0: mdio@fc000 {
55 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
59 xmdio0: mdio@fd000 {
62 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
A Dp1010rdb.dtsi14 mdio@24000 {
33 mdio@25000 {
40 mdio@26000 {
A Dqoriq-fman3-0.dtsi64 mdio0: mdio@fc000 {
67 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
71 xmdio0: mdio@fd000 {
74 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
A Dqoriq-fman3-1.dtsi64 mdio1: mdio@fc000 {
67 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
71 mdio@fd000 {
74 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
A Dpq3-etsec1-0.dtsi23 mdio@24520 {
26 compatible = "fsl,gianfar-mdio";
A Dpq3-etsec2-0.dtsi9 mdio@24000 {
12 compatible = "fsl,etsec2-mdio";
/u-boot/doc/device-tree-bindings/net/
A Dmdio-mux-reg.txt3 mdio-mux-i2creg driver in U-Boot.
13 Properties described in mdio-mux.txt also apply.
27 mux-mdio@54 {
30 compatible = "mdio-mux-i2creg";
34 mdio-parent-bus = <&mdio0>;
37 mdio@00 {
48 mdio@40 {
58 mdio@50 {
64 mdio@60 {
70 mdio@70 {
A Dallwinner,sun4i-mdio.txt4 - compatible: should be "allwinner,sun4i-a10-mdio"
5 (Deprecated: "allwinner,sun4i-mdio").
12 mdio@01c0b080 {
13 compatible = "allwinner,sun4i-a10-mdio";
21 mdio@01c0b080 {
A Dfsl-tsec-phy.txt31 mdio. Currently supported string/device is "fsl,etsec2-mdio".
36 mdio@24520 {
37 compatible = "fsl,etsec2-mdio";
49 similarly to the mdio buses. The TBI PHYs underneath them are similar to
60 mdio@24520 {
A Dmdio-mux.txt3 One notable difference to Linux is that mdio-parent-bus is currently required
12 mdio-parent-bus = a phandle to the MDIO bus used to perform actual I/O. This is
31 smi1: mdio@1180000001900 {
32 compatible = "cavium,octeon-3860-mdio";
42 mdio-mux {
43 compatible = "mdio-mux-gpio";
45 mdio-parent-bus = <&smi1>;
48 mdio@2 {
93 mdio@3 {
/u-boot/test/dm/
A Dmdio_mux.c25 struct udevice *mdio_ch0, *mdio_ch1, *mdio; in dm_test_mdio_mux() local
40 ut_assertok(uclass_get_device_by_name(UCLASS_MDIO, "mdio-test", &mdio)); in dm_test_mdio_mux()
51 ops_parent = mdio_get_ops(mdio); in dm_test_mdio_mux()
69 reg = ops_parent->read(mdio, SANDBOX_PHY_ADDR, MDIO_DEVAD_NONE, in dm_test_mdio_mux()
74 reg = ops_parent->read(mdio, SANDBOX_PHY_ADDR, MDIO_DEVAD_NONE, in dm_test_mdio_mux()
/u-boot/arch/arm/dts/
A Dfsl-lx2160a-qds.dtsi154 mux-mdio@54 {
157 compatible = "mdio-mux-i2creg";
161 mdio-parent-bus = <&emdio1>;
163 mdio@00 {
172 mdio@08 {
182 emdio1_slot1: mdio@c0 { /* I/O Slot #1 */
189 emdio1_slot2: mdio@c8 { /* I/O Slot #2 */
196 emdio1_slot3: mdio@d0 { /* I/O Slot #3 */
203 emdio1_slot4: mdio@d8 { /* I/O Slot #4 */
210 emdio1_slot5: mdio@e0 { /* I/O Slot #5 */
[all …]
A Dls1021a-qds.dtsi140 mdio-mux-emi1 {
141 compatible = "mdio-mux-mmioreg";
142 mdio-parent-bus = <&mdio0>;
149 ls1021amdio0: mdio@0 {
158 ls1021amdio1: mdio@20 {
167 ls1021amdio2: mdio@40 {
176 ls1021amdio3: mdio@60 {
185 ls1021amdio4: mdio@80 {
A Dfsl-ls1028a-qds.dtsi141 mux-mdio@54 {
144 compatible = "mdio-mux-i2creg";
148 mdio-parent-bus = <&mdio0>;
151 mdio@00 {
161 slot1: mdio@40 {
167 slot2: mdio@50 {
173 slot3: mdio@60 {
179 slot4: mdio@70 {
A Dfsl-ls1088a-qds.dtsi35 mux-mdio@54 {
38 compatible = "mdio-mux-i2creg";
42 mdio-parent-bus = <&emdio1>;
44 mdio@00 {
53 mdio@20 {
63 emdio1_slot1: mdio@40 { /* I/O Slot #1 */
70 emdio1_slot3: mdio@60 { /* I/O Slot #3 */
A Dqoriq-fman3-0.dtsi63 mdio0: mdio@fc000 {
66 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
70 xmdio0: mdio@fd000 {
73 compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
/u-boot/drivers/net/
A Dmdio_mux_sandbox.c22 struct udevice *mdio; in mdio_mux_sandbox_mark_selection() local
30 err = uclass_get_device_by_name(UCLASS_MDIO, "mdio-test", &mdio); in mdio_mux_sandbox_mark_selection()
33 ops = mdio_get_ops(mdio); in mdio_mux_sandbox_mark_selection()
34 return ops->write(mdio, SANDBOX_PHY_ADDR, MDIO_DEVAD_NONE, in mdio_mux_sandbox_mark_selection()
/u-boot/arch/mips/dts/
A Dmediatek,mt7620-rfb.dts45 mdio {
46 groups = "mdio";
47 function = "mdio";
A Dmediatek,mt7620-mt7530-rfb.dts45 mdio {
46 groups = "mdio";
47 function = "mdio";
/u-boot/board/gdsys/common/
A Dihs_mdio.c56 FPGA_GET_REG(info->fpga, mdio.control, &val); in read_control()
66 FPGA_SET_REG(info->fpga, mdio.control, val); in write_control()
75 FPGA_SET_REG(info->fpga, mdio.address_data, val); in write_addr_data()
85 FPGA_GET_REG(info->fpga, mdio.rx_data, &val); in read_rx_data()

Completed in 23 milliseconds

12345678910>>...13