Home
last modified time | relevance | path

Searched refs:me (Results 1 – 25 of 29) sorted by relevance

12

/u-boot/tools/binman/test/
A D030_x86_rom_me_no_desc.dts11 intel-me {
12 filename = "me.bin";
A D031_x86_rom_me.dts15 intel-me {
16 filename = "me.bin";
A D163_x86_rom_me_empty.dts17 intel-me {
18 filename = "me.bin";
A D164_x86_rom_me_missing.dts17 intel-me {
18 filename = "me.bin";
A D045_prop_test.dts11 intel-me {
12 filename = "me.bin";
/u-boot/post/lib_powerpc/
A Drlwinm.c33 uchar me; member
71 ASM_113(test->cmd, reg1, reg0, test->op2, test->mb, test->me), in cpu_post_test_rlwinm()
89 test->me) | BIT_C, in cpu_post_test_rlwinm()
A Drlwnm.c34 uchar me; member
76 ASM_122(test->cmd, reg2, reg1, reg0, test->mb, test->me), in cpu_post_test_rlwnm()
97 ASM_122(test->cmd, reg2, reg1, reg0, test->mb, test->me) | in cpu_post_test_rlwnm()
A Drlwimi.c35 uchar me; member
76 ASM_113(test->cmd, reg1, reg0, test->op2, test->mb, test->me), in cpu_post_test_rlwimi()
95 ASM_113(test->cmd, reg1, reg0, test->op2, test->mb, test->me) | in cpu_post_test_rlwimi()
/u-boot/doc/board/google/
A Dchromebook_link.rst10 * me.bin - Intel Management Engine
22 * ./mainboard/google/link/me.bin
A Dchromebook_samus.rst10 * me.bin - Intel Management Engine
37 Rename flashregion_2_intel_me.bin to me.bin
100 :ff801000: intel-me (address set by descriptor.bin)
/u-boot/arch/x86/cpu/broadwell/
A DMakefile26 obj-y += me.o
/u-boot/arch/arm/include/asm/arch-octeontx2/csrs/
A Dcsrs-rvu.h755 u64 me : 16; member
777 u64 me : 16; member
799 u64 me : 16; member
821 u64 me : 16; member
842 u64 me : 16; member
1325 u64 me : 64; member
1346 u64 me : 64; member
1367 u64 me : 64; member
1388 u64 me : 64; member
1408 u64 me : 64; member
/u-boot/doc/board/intel/
A Dminnowmax.rst46 894a97d371544ec21de9c3e8e1716c4b board/intel/minnowmax/me.bin
55 001000 me.bin Set by the descriptor
A Dbayleybay.rst20 $ cp flashregion_2_intel_me.bin board/intel/bayleybay/me.bin
A Dcherryhill.rst10 Extract descriptor.bin and me.bin from the original BIOS on the board using
/u-boot/doc/device-tree-bindings/gpio/
A Dsnps,creg-gpio.txt27 - gpio-default-val: array of default output values (must me 0 or 1)
/u-boot/board/qualcomm/dragonboard410c/
A Dreadme.txt8 git://codeaurora.org/quic/kernel/skales (15ece94f09 worked for me)
/u-boot/arch/x86/dts/
A Du-boot.dtsi28 intel-me {
A Dchromebook_link.dts368 me@16,0 {
370 compatible = "intel,me";
A Dchromebook_samus.dts557 me@16,0 {
559 compatible = "intel,me";
/u-boot/arch/arm/dts/
A Drk3288-veyron-mickey.dts136 * - 800 MHz appears to be a "sweet spot" for me. I can run
/u-boot/Licenses/
A DREADME21 copyrighted by me and others who actually wrote it.
/u-boot/board/qualcomm/dragonboard820c/
A Dreadme.txt22 commit 8492547e404e969262d9070dee9bdd15668bb70f worked for me.
/u-boot/tools/binman/
A DREADME.entries506 With this entry in your image, the position of the 'intel-me' entry will be
635 Entry: intel-me: Entry containing an Intel Management Engine (ME) file
647 A typical filename is 'me.bin'.
/u-boot/
A DKconfig316 intel-descriptor intel-me intel-refcode intel-vga intel-mrc

Completed in 24 milliseconds

12