Searched refs:mii1_rxclk (Results 1 – 24 of 24) sorted by relevance
/u-boot/arch/arm/include/asm/arch-am33xx/ |
A D | mux_am43xx.h | 106 int mii1_rxclk; member
|
A D | mux_am33xx.h | 114 int mii1_rxclk; member
|
/u-boot/board/compulab/cm_t335/ |
A D | mux.c | 62 {OFFSET(mii1_rxclk), MODE(2) | RXACTIVE}, /* RGMII1_RCLK */
|
/u-boot/board/tcl/sl50/ |
A D | mux.c | 101 {OFFSET(mii1_rxclk), MODE(0) | RXACTIVE}, /* MII1_RXCLK */
|
/u-boot/board/ti/am43xx/ |
A D | mux.c | 35 {OFFSET(mii1_rxclk), MODE(2) | RXACTIVE}, /* RGMII1_RCLK */
|
/u-boot/board/compulab/cm_t43/ |
A D | mux.c | 19 {OFFSET(mii1_rxclk), MODE(2) | RXACTIVE | PULLDOWN_EN},
|
/u-boot/arch/arm/dts/ |
A D | am335x-bone-common.dtsi | 120 0x130 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxclk.mii1_rxclk */
|
A D | am335x-sl50.dts | 178 AM33XX_IOPAD(0x930, PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxclk.mii1_rxclk */
|
A D | am335x-pdu001.dts | 164 AM33XX_IOPAD(0x930, PIN_INPUT | MUX_MODE0) /* mii1_rxclk.mii1_rxclk */
|
A D | am437x-cm-t43.dts | 108 AM4372_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rmii1_rclk */
|
A D | am437x-idk-evm.dts | 198 AM4372_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rmii1_rclk */
|
A D | am335x-pxm2.dtsi | 397 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
|
A D | am437x-sk-evm.dts | 247 0x130 (PIN_INPUT | MUX_MODE2) /* mii1_rxclk.rmii1_rclk */
|
A D | am335x-evm.dts | 248 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
|
A D | am335x-evmsk.dts | 329 AM33XX_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
|
A D | am437x-gp-evm.dts | 181 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rmii1_rclk */
|
/u-boot/board/ti/am335x/ |
A D | mux.c | 155 {OFFSET(mii1_rxclk), MODE(2) | RXACTIVE}, /* RGMII1_RCLK */ 174 {OFFSET(mii1_rxclk), MODE(0) | RXACTIVE}, /* MII1_RXCLK */
|
/u-boot/board/BuR/brxre1/ |
A D | mux.c | 115 {OFFSET(mii1_rxclk), MODE(0) | RXACTIVE}, /* MII1_RXCLK */
|
/u-boot/board/siemens/pxm2/ |
A D | mux.c | 73 {OFFSET(mii1_rxclk), MODE(2) | RXACTIVE}, /* RGMII1_RCLK */
|
/u-boot/board/BuR/brsmarc1/ |
A D | mux.c | 129 {OFFSET(mii1_rxclk), (MODE(1) | PULLUDEN)},
|
/u-boot/board/BuR/brppt1/ |
A D | mux.c | 89 {OFFSET(mii1_rxclk), MODE(0) | RXACTIVE}, /* MII1_RXCLK */
|
/u-boot/board/bosch/shc/ |
A D | mux.c | 187 {OFFSET(mii1_rxclk), MODE(0) | RXACTIVE},
|
/u-boot/board/siemens/rut/ |
A D | mux.c | 148 {OFFSET(mii1_rxclk), (MODE(7) | RXACTIVE)},
|
/u-boot/board/siemens/draco/ |
A D | mux.c | 239 {OFFSET(mii1_rxclk), (MODE(1) | RXACTIVE)},
|
Completed in 23 milliseconds