Home
last modified time | relevance | path

Searched refs:mmio (Results 1 – 25 of 183) sorted by relevance

12345678

/u-boot/arch/arc/dts/
A Dnsim.dts34 compatible = "virtio,mmio";
39 compatible = "virtio,mmio";
44 compatible = "virtio,mmio";
49 compatible = "virtio,mmio";
54 compatible = "virtio,mmio";
/u-boot/drivers/mtd/nand/raw/brcmnand/
A Dbcm6368_nand.c42 void __iomem *mmio = priv->base + BCM6368_NAND_INT; in bcm6368_nand_intc_ack() local
43 u32 val = brcmnand_readl(mmio); in bcm6368_nand_intc_ack()
49 brcmnand_writel(val, mmio); in bcm6368_nand_intc_ack()
59 void __iomem *mmio = priv->base + BCM6368_NAND_INT; in bcm6368_nand_intc_set() local
60 u32 val = brcmnand_readl(mmio); in bcm6368_nand_intc_set()
70 brcmnand_writel(val, mmio); in bcm6368_nand_intc_set()
A Dbcm63158_nand.c44 void __iomem *mmio = priv->base + BCM63158_NAND_INT; in bcm63158_nand_intc_ack() local
45 u32 val = brcmnand_readl(mmio); in bcm63158_nand_intc_ack()
51 brcmnand_writel(val, mmio); in bcm63158_nand_intc_ack()
62 void __iomem *mmio = priv->base + BCM63158_NAND_INT_EN; in bcm63158_nand_intc_set() local
63 u32 val = brcmnand_readl(mmio); in bcm63158_nand_intc_set()
73 brcmnand_writel(val, mmio); in bcm63158_nand_intc_set()
A Dbcm68360_nand.c43 void __iomem *mmio = priv->base + BCM68360_NAND_INT; in bcm68360_nand_intc_ack() local
44 u32 val = brcmnand_readl(mmio); in bcm68360_nand_intc_ack()
50 brcmnand_writel(val, mmio); in bcm68360_nand_intc_ack()
61 void __iomem *mmio = priv->base + BCM68360_NAND_INT_EN; in bcm68360_nand_intc_set() local
62 u32 val = brcmnand_readl(mmio); in bcm68360_nand_intc_set()
72 brcmnand_writel(val, mmio); in bcm68360_nand_intc_set()
A Dbcm6838_nand.c42 void __iomem *mmio = priv->base + BCM6838_NAND_INT; in bcm6838_nand_intc_ack() local
43 u32 val = brcmnand_readl(mmio); in bcm6838_nand_intc_ack()
49 brcmnand_writel(val, mmio); in bcm6838_nand_intc_ack()
60 void __iomem *mmio = priv->base + BCM6838_NAND_INT; in bcm6838_nand_intc_set() local
61 u32 val = brcmnand_readl(mmio); in bcm6838_nand_intc_set()
71 brcmnand_writel(val, mmio); in bcm6838_nand_intc_set()
A Dbcm6858_nand.c44 void __iomem *mmio = priv->base + BCM6858_NAND_INT; in bcm6858_nand_intc_ack() local
45 u32 val = brcmnand_readl(mmio); in bcm6858_nand_intc_ack()
51 brcmnand_writel(val, mmio); in bcm6858_nand_intc_ack()
62 void __iomem *mmio = priv->base + BCM6858_NAND_INT_EN; in bcm6858_nand_intc_set() local
63 u32 val = brcmnand_readl(mmio); in bcm6858_nand_intc_set()
73 brcmnand_writel(val, mmio); in bcm6858_nand_intc_set()
/u-boot/drivers/video/
A Datmel_lcdfb.c52 #define lcdc_readl(mmio, reg) __raw_readl((mmio)+(reg)) argument
53 #define lcdc_writel(mmio, reg, val) __raw_writel((val), (mmio)+(reg)) argument
58 return (ushort *)(panel_info.mmio + ATMEL_LCDC_LUT(0)); in configuration_get_cmap()
99 lcdc_writel(panel_info.mmio, ATMEL_LCDC_LUT(regno), in lcd_setcolreg()
102 lcdc_writel(panel_info.mmio, ATMEL_LCDC_LUT(regno), in lcd_setcolreg()
234 atmel_fb_init(panel_info.mmio, &timing, panel_info.vl_bpix, in lcd_ctrl_init()
/u-boot/drivers/phy/rockchip/
A Dphy-rockchip-snps-pcie3.c34 void __iomem *mmio; member
96 priv->mmio = (void __iomem *)dev_read_addr(dev); in rockchip_p3phy_probe()
97 if ((fdt_addr_t)priv->mmio == FDT_ADDR_T_NONE) in rockchip_p3phy_probe()
/u-boot/arch/riscv/dts/
A Dae350_32.dts246 compatible = "virtio,mmio";
253 compatible = "virtio,mmio";
260 compatible = "virtio,mmio";
267 compatible = "virtio,mmio";
274 compatible = "virtio,mmio";
281 compatible = "virtio,mmio";
288 compatible = "virtio,mmio";
295 compatible = "virtio,mmio";
A Dae350_64.dts246 compatible = "virtio,mmio";
253 compatible = "virtio,mmio";
260 compatible = "virtio,mmio";
267 compatible = "virtio,mmio";
274 compatible = "virtio,mmio";
281 compatible = "virtio,mmio";
288 compatible = "virtio,mmio";
295 compatible = "virtio,mmio";
/u-boot/drivers/ata/
A Dahci.c182 void __iomem *mmio = uc_priv->mmio_base; in ahci_host_init() local
190 cap_save = readl(mmio + HOST_CAP); in ahci_host_init()
199 writel(cap_save, mmio + HOST_CAP); in ahci_host_init()
221 uc_priv->cap = readl(mmio + HOST_CAP); in ahci_host_init()
318 writel(1 << i, mmio + HOST_IRQ_STAT); in ahci_host_init()
327 tmp = readl(mmio + HOST_CTL); in ahci_host_init()
329 writel(tmp | HOST_IRQ_EN, mmio + HOST_CTL); in ahci_host_init()
330 tmp = readl(mmio + HOST_CTL); in ahci_host_init()
359 void __iomem *mmio = uc_priv->mmio_base; in ahci_print_info() local
364 vers = readl(mmio + HOST_VERSION); in ahci_print_info()
[all …]
/u-boot/drivers/mux/
A DMakefile7 obj-$(CONFIG_$(SPL_)MUX_MMIO) += mmio.o
/u-boot/include/
A Datmel_lcd.h44 u_long mmio; /* Memory mapped registers */ member
/u-boot/arch/arm/dts/
A Dimx6qp.dtsi10 compatible = "mmio-sram";
16 compatible = "mmio-sram";
A Dat91sam9g20.dtsi24 compatible = "mmio-sram";
/u-boot/configs/
A Dls1012afrwy_qspi_defconfig23 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012afrwy_tfa_SECURE_BOOT_defconfig22 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012a2g5rdb_qspi_defconfig24 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012a2g5rdb_tfa_defconfig24 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012afrdm_qspi_defconfig23 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012afrdm_tfa_defconfig23 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012afrwy_qspi_SECURE_BOOT_defconfig22 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012afrwy_tfa_defconfig23 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012ardb_qspi_SECURE_BOOT_defconfig23 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…
A Dls1012ardb_qspi_defconfig24 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250…

Completed in 21 milliseconds

12345678