Searched refs:mpdgctrl1 (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-imx/mx6/
A D	ddr.c	445 &mmdc0->mpdgctrl1); in mmdc_do_dqs_calibration() 450 &mmdc1->mpdgctrl1); in mmdc_do_dqs_calibration() 588 debug("\tMPDGCTRL1 PHY0 = 0x%08x\n", readl(&mmdc0->mpdgctrl1)); in mmdc_do_dqs_calibration() 591 debug("\tMPDGCTRL1 PHY1 = 0x%08x\n", readl(&mmdc1->mpdgctrl1)); in mmdc_do_dqs_calibration() 1153 mmdc0->mpdgctrl1 = calib->p0_mpdgctrl1; in mx6_lpddr2_cfg() 1439 mmdc0->mpdgctrl1 = calib->p0_mpdgctrl1; in mx6_ddr3_cfg() 1446 MMDC1(mpdgctrl1, calib->p1_mpdgctrl1); in mx6_ddr3_cfg() 1658 calib->p0_mpdgctrl1 = readl(&mmdc0->mpdgctrl1); in mmdc_read_calibration() 1666 calib->p1_mpdgctrl1 = readl(&mmdc1->mpdgctrl1); in mmdc_read_calibration()
/u-boot/include/
A D	fsl_mmdc.h	117 u32 mpdgctrl1; member
/u-boot/arch/arm/include/asm/arch-mx6/
A D	mx6-ddr.h	89 u32 mpdgctrl1; member

Completed in 10 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023