Searched refs:mpwrdlctl (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-imx/mx6/
A D	ddr.c	515 writel(initdelay, &mmdc0->mpwrdlctl); in mmdc_do_dqs_calibration() 517 writel(initdelay, &mmdc1->mpwrdlctl); in mmdc_do_dqs_calibration() 598 debug("\tMPWRDLCTL PHY0 = 0x%08x\n", readl(&mmdc0->mpwrdlctl)); in mmdc_do_dqs_calibration() 600 debug("\tMPWRDLCTL PHY1 = 0x%08x\n", readl(&mmdc1->mpwrdlctl)); in mmdc_do_dqs_calibration() 1155 mmdc0->mpwrdlctl = calib->p0_mpwrdlctl; in mx6_lpddr2_cfg() 1441 mmdc0->mpwrdlctl = calib->p0_mpwrdlctl; in mx6_ddr3_cfg() 1448 MMDC1(mpwrdlctl, calib->p1_mpwrdlctl); in mx6_ddr3_cfg() 1660 calib->p0_mpwrdlctl = readl(&mmdc0->mpwrdlctl); in mmdc_read_calibration() 1668 calib->p1_mpwrdlctl = readl(&mmdc1->mpwrdlctl); in mmdc_read_calibration()
/u-boot/include/
A D	fsl_mmdc.h	121 u32 mpwrdlctl; member
/u-boot/arch/arm/include/asm/arch-mx6/
A D	mx6-ddr.h	93 u32 mpwrdlctl; member

Completed in 10 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023