Searched refs:mr2 (Results 1 – 22 of 22) sorted by relevance
| /u-boot/board/ti/ks2_evm/ |
| A D | ddr3_k2g.c | 32 .mr2 = 0x00000000ul,
72 .mr2 = 0x00000000ul,
133 .mr2 = 0x00000008ul,
|
| A D | ddr3_cfg.c | 30 .mr2 = 0x00000018ul,
|
| /u-boot/arch/arm/mach-sunxi/ |
| A D | dram_sun8i_a23.c | 41 .mr2 = 16,
118 writel(dram_para.mr2, &mctl_phy->mr2); in mctl_init()
203 writel((dram_para.mr2 << 16) | dram_para.mr3, &mctl_ctl->init4); in mctl_init()
|
| A D | dram_sun8i_a83t.c | 138 writel(MCTL_MR2, &mctl_ctl->mr2); in auto_set_timing_para()
143 writel(MCTL_LPDDR3_MR2, &mctl_ctl->mr2); in auto_set_timing_para()
|
| A D | dram_sun8i_a33.c | 137 writel(MCTL_MR2, &mctl_ctl->mr2); in auto_set_timing_para()
|
| A D | dram_sun6i.c | 126 writel(MCTL_MR2, &mctl_phy->mr2); in mctl_channel_init()
|
| A D | dram_sun9i.c | 636 writel(mr[2], &mctl_phy->mr2); in mctl_channel_init()
|
| /u-boot/arch/arm/mach-keystone/include/mach/ |
| A D | ddr3.h | 30 unsigned int mr2; member
|
| /u-boot/arch/arm/include/asm/arch-sunxi/ |
| A D | dram_sun8i_a23.h | 26 u32 mr2; member
186 u32 mr2; /* 0x5c mode register 2 */ member
|
| A D | dram_sun8i_a33.h | 80 u32 mr2; /* 0x38 */ member
|
| A D | dram_sun8i_a83t.h | 80 u32 mr2; /* 0x38 */ member
|
| A D | dram_sun9i.h | 113 u32 mr2; /* 0xa4 mode register 2 */ member
|
| A D | dram_sun6i.h | 179 u32 mr2; /* 0x48 mode register 2 */ member
|
| /u-boot/drivers/ram/stm32mp1/ |
| A D | stm32mp1_ddr.h | 139 u32 mr2; member
|
| A D | stm32mp1_ddr_regs.h | 160 u32 mr2; /* 0x48 Mode 2*/ member
|
| A D | stm32mp1_ddr.c | 177 DDRPHY_REG_TIMING(mr2),
|
| /u-boot/arch/arm/mach-omap2/omap4/ |
| A D | sdram_elpida.c | 310 .mr2 = 0x4,
|
| /u-boot/arch/arm/mach-keystone/ |
| A D | ddr3_spd.c | 37 debug_ddr_cfg("mr2 0x%08X\n", ptr->mr2); in dump_phy_config()
356 spd_cb->phy_cfg.mr2 = DYN_ODT << 9 | TEMP << 7 | (spd->asr & 1) << 6 | in init_ddr3param()
|
| A D | ddr3.c | 57 __raw_writel(phy_cfg->mr2, base + KS2_DDRPHY_MR2_OFFSET); in ddr3_init_ddrphy()
|
| /u-boot/arch/arm/mach-omap2/omap5/ |
| A D | sdram.c | 442 .mr2 = 0x6,
|
| /u-boot/arch/arm/include/asm/ |
| A D | emif.h | 1244 s8 mr2; member
|
| /u-boot/arch/arm/mach-omap2/ |
| A D | emif-common.c | 125 set_mr(base, cs, mr_addr, mr_regs->mr2); in do_lpddr2_init()
|
Completed in 52 milliseconds