Home
last modified time | relevance | path

Searched refs:msr_read (Results 1 – 13 of 13) sorted by relevance

/u-boot/arch/x86/cpu/intel_common/
A Dcpu.c82 flex_ratio = msr_read(MSR_FLEX_RATIO); in cpu_set_flex_ratio_to_tdp_nominal()
87 msr = msr_read(MSR_PLATFORM_INFO); in cpu_set_flex_ratio_to_tdp_nominal()
92 msr = msr_read(MSR_CONFIG_TDP_NOMINAL); in cpu_set_flex_ratio_to_tdp_nominal()
127 msr = msr_read(MSR_IA32_PERF_CTL); in cpu_intel_get_info()
147 msr = msr_read(MSR_PLATFORM_INFO); in cpu_configure_thermal_target()
195 msr = msr_read(MSR_IA32_MISC_ENABLE); in cpu_get_burst_mode_state()
214 msr = msr_read(MSR_IA32_MISC_ENABLE); in cpu_set_burst_mode()
244 msr = msr_read(MSR_PLATFORM_INFO); in cpu_get_min_ratio()
259 msr = msr_read(MSR_PLATFORM_INFO); in cpu_get_max_ratio()
283 msr = msr_read(MSR_PKG_POWER_SKU); in cpu_get_power_max()
[all …]
/u-boot/arch/x86/cpu/ivybridge/
A Dmodel_206ax.c44 msr = msr_read(MSR_IA32_FEATURE_CONTROL); in enable_vmx()
163 msr_t msr = msr_read(MSR_PLATFORM_INFO); in set_power_limits()
176 msr = msr_read(MSR_PKG_POWER_SKU_UNIT); in set_power_limits()
180 msr = msr_read(MSR_PKG_POWER_SKU); in set_power_limits()
228 msr = msr_read(MSR_PMG_CST_CONFIG_CTL); in configure_c_states()
237 msr = msr_read(MSR_PMG_IO_CAPTURE_ADR); in configure_c_states()
243 msr = msr_read(MSR_MISC_PWR_MGMT); in configure_c_states()
247 msr = msr_read(MSR_POWER_CTL); in configure_c_states()
289 msr = msr_read(IA32_MISC_ENABLE); in configure_misc()
310 msr = msr_read(MSR_PIC_MSG_CONTROL); in enable_lapic_tpr()
[all …]
A Dnorthbridge.c148 msr_t msr = msr_read(MSR_PKG_POWER_LIMIT); in northbridge_init()
/u-boot/arch/x86/cpu/broadwell/
A Dcpu_full.c173 msr = msr_read(MSR_VR_CURRENT_CONFIG); in initialize_vr_config()
187 msr = msr_read(MSR_VR_MISC_CONFIG); in initialize_vr_config()
221 msr = msr_read(MSR_VR_MISC_CONFIG2); in initialize_vr_config()
352 msr = msr_read(MSR_PLATFORM_INFO); in set_max_ratio()
393 msr = msr_read(mcg_cap_msr); in configure_mca()
410 msr = msr_read(MSR_PIC_MSG_CONTROL); in enable_lapic_tpr()
431 msr = msr_read(MSR_MISC_PWR_MGMT); in configure_c_states()
435 msr = msr_read(MSR_POWER_CTL); in configure_c_states()
476 msr = msr_read(MSR_IA32_MISC_ENABLE); in configure_misc()
566 msr = msr_read(MSR_PLATFORM_INFO); in cpu_set_power_limits()
[all …]
A Dcpu.c51 msr = msr_read(MSR_CONFIG_TDP_NOMINAL); in set_max_freq()
55 msr = msr_read(MSR_PLATFORM_INFO); in set_max_freq()
/u-boot/arch/x86/cpu/baytrail/
A Dcpu.c73 msr = msr_read(MSR_IA32_MISC_ENABLE); in set_max_freq()
81 msr = msr_read(MSR_IACORE_RATIOS); in set_max_freq()
88 msr = msr_read(MSR_IACORE_VIDS); in set_max_freq()
125 msr_t clk_info = msr_read(MSR_BSEL_CR_OVERCLOCK_CONTROL); in bus_freq()
148 platform_info = msr_read(MSR_PLATFORM_INFO); in tsc_freq()
/u-boot/arch/x86/cpu/
A Dturbo.c68 msr = msr_read(MSR_IA32_MISC_ENABLE); in turbo_get_state()
96 msr = msr_read(MSR_IA32_MISC_ENABLE); in turbo_enable()
A Dlapic.c71 msr = msr_read(MSR_IA32_APICBASE); in enable_lapic()
85 msr = msr_read(MSR_IA32_APICBASE); in disable_lapic()
A Dmtrr.c204 return msr_read(MSR_MTRR_CAP_MSR).lo & MSR_MTRR_CAP_VCNT; in mtrr_get_var_count()
217 maskm = msr_read(MTRR_PHYS_MASK_MSR(i)); in get_free_var_mtrr()
A Dmp_init.c280 msr = msr_read(index); in save_msr()
299 msr = msr_read(MTRR_CAP_MSR); in save_bsp_msrs()
/u-boot/arch/x86/cpu/apollolake/
A Dcpu_common.c19 msr = msr_read(MSR_POWER_MISC); in cpu_flush_l1d_to_l2()
A Dfsp_s.c76 rapl_msr_reg = msr_read(MSR_PKG_POWER_SKU_UNIT); in set_power_limits()
80 rapl_msr_reg = msr_read(MSR_PKG_POWER_SKU); in set_power_limits()
/u-boot/arch/x86/include/asm/
A Dmsr.h210 static inline struct msr_t msr_read(unsigned msr_num) in msr_read() function

Completed in 14 milliseconds