Home
last modified time | relevance | path

Searched refs:msr_write (Results 1 – 10 of 10) sorted by relevance

/u-boot/arch/x86/cpu/ivybridge/
A Dmodel_206ax.c84 msr_write(MSR_IA32_FEATURE_CONTROL, msr); in enable_vmx()
212 msr_write(MSR_PKG_POWER_LIMIT, limit); in set_power_limits()
235 msr_write(MSR_PMG_CST_CONFIG_CTL, msr); in configure_c_states()
245 msr_write(MSR_MISC_PWR_MGMT, msr); in configure_c_states()
251 msr_write(MSR_POWER_CTL, msr); in configure_c_states()
256 msr_write(MSR_PKGC3_IRTL, msr); in configure_c_states()
261 msr_write(MSR_PKGC6_IRTL, msr); in configure_c_states()
266 msr_write(MSR_PKGC7_IRTL, msr); in configure_c_states()
293 msr_write(IA32_MISC_ENABLE, msr); in configure_misc()
298 msr_write(IA32_THERM_INTERRUPT, msr); in configure_misc()
[all …]
/u-boot/arch/x86/cpu/broadwell/
A Dcpu_full.c184 msr_write(MSR_VR_CURRENT_CONFIG, msr); in initialize_vr_config()
218 msr_write(MSR_VR_MISC_CONFIG, msr); in initialize_vr_config()
231 msr_write(MSR_VR_MISC_CONFIG2, msr); in initialize_vr_config()
355 msr_write(MSR_IA32_PERF_CTL, perf_ctl); in set_max_ratio()
412 msr_write(MSR_PIC_MSG_CONTROL, msr); in enable_lapic_tpr()
433 msr_write(MSR_MISC_PWR_MGMT, msr); in configure_c_states()
439 msr_write(MSR_POWER_CTL, msr); in configure_c_states()
480 msr_write(MSR_IA32_MISC_ENABLE, msr); in configure_misc()
485 msr_write(MSR_IA32_THERM_INTERRUPT, msr); in configure_misc()
610 msr_write(MSR_PKG_POWER_LIMIT, limit); in cpu_set_power_limits()
[all …]
A Dcpu.c60 msr_write(MSR_IA32_PERF_CTL, perf_ctl); in set_max_freq()
/u-boot/arch/x86/cpu/intel_common/
A Dcpu.c103 msr_write(MSR_FLEX_RATIO, flex_ratio); in cpu_set_flex_ratio_to_tdp_nominal()
152 msr_write(MSR_TEMPERATURE_TARGET, msr); in cpu_configure_thermal_target()
164 msr_write(MSR_IA32_PERF_CTL, perf_ctl); in cpu_set_perf_control()
219 msr_write(MSR_IA32_MISC_ENABLE, msr); in cpu_set_burst_mode()
231 msr_write(MSR_IA32_MISC_ENABLE, msr); in cpu_set_eist()
323 msr_write(MSR_IA32_MC0_STATUS + (i * 4), msr); in cpu_mca_configure()
325 msr_write(MSR_IA32_MC0_CTL + i * 4, in cpu_mca_configure()
/u-boot/arch/x86/cpu/apollolake/
A Dcpu_common.c21 msr_write(MSR_POWER_MISC, msr); in cpu_flush_l1d_to_l2()
41 msr_write(MSR_EMULATE_PM_TIMER, msr); in enable_pm_timer_emulation()
A Dfsp_s.c119 msr_write(MSR_PKG_POWER_LIMIT, limit); in set_power_limits()
/u-boot/arch/x86/cpu/baytrail/
A Dcpu.c75 msr_write(MSR_IA32_MISC_ENABLE, msr); in set_max_freq()
92 msr_write(MSR_IA32_PERF_CTL, perf_ctl); in set_max_freq()
/u-boot/arch/x86/cpu/
A Dlapic.c76 msr_write(MSR_IA32_APICBASE, msr); in enable_lapic()
87 msr_write(MSR_IA32_APICBASE, msr); in disable_lapic()
A Dturbo.c98 msr_write(MSR_IA32_MISC_ENABLE, msr); in turbo_enable()
/u-boot/arch/x86/include/asm/
A Dmsr.h219 static inline void msr_write(unsigned msr_num, msr_t msr) in msr_write() function

Completed in 12 milliseconds