Home
last modified time | relevance | path

Searched refs:mxc_plls (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/arm/mach-imx/mx5/
A Dclock.c30 struct mxc_pll_reg *mxc_plls[PLL_CLOCKS] = { variable
259 freq = decode_pll(mxc_plls[PLL1_CLOCK], MXC_HCLK); in get_mcu_main_clk()
272 return decode_pll(mxc_plls[PLL2_CLOCK], MXC_HCLK); in get_periph_clk()
276 return decode_pll(mxc_plls[PLL1_CLOCK], MXC_HCLK); in get_periph_clk()
278 return decode_pll(mxc_plls[PLL3_CLOCK], MXC_HCLK); in get_periph_clk()
330 freq = decode_pll(mxc_plls[PLL1_CLOCK], MXC_HCLK); in get_standard_pll_sel_clk()
333 freq = decode_pll(mxc_plls[PLL2_CLOCK], MXC_HCLK); in get_standard_pll_sel_clk()
336 freq = decode_pll(mxc_plls[PLL3_CLOCK], MXC_HCLK); in get_standard_pll_sel_clk()
650 struct mxc_pll_reg *pll = mxc_plls[index]; in config_pll_clk()
953 freq = decode_pll(mxc_plls[PLL1_CLOCK], MXC_HCLK); in do_mx5_showclocks()
[all …]

Completed in 4 milliseconds