Home
last modified time | relevance | path

Searched refs:padctl (Results 1 – 14 of 14) sorted by relevance

/u-boot/arch/arm/mach-tegra/tegra124/
A Dxusb-padctl.c115 if (padctl->enable++ > 0) in tegra_xusb_padctl_enable()
141 if (padctl->enable == 0) { in tegra_xusb_padctl_disable()
146 if (--padctl->enable > 0) in tegra_xusb_padctl_disable()
170 return tegra_xusb_padctl_enable(phy->padctl); in phy_prepare()
175 return tegra_xusb_padctl_disable(phy->padctl); in phy_unprepare()
180 struct tegra_xusb_padctl *padctl = phy->padctl; in pcie_phy_enable() local
214 struct tegra_xusb_padctl *padctl = phy->padctl; in pcie_phy_disable() local
226 struct tegra_xusb_padctl *padctl = phy->padctl; in sata_phy_enable() local
264 struct tegra_xusb_padctl *padctl = phy->padctl; in sata_phy_disable() local
306 .padctl = &padctl,
[all …]
A DMakefile14 obj-y += xusb-padctl.o
15 obj-y += ../xusb-padctl-common.o
/u-boot/arch/arm/mach-tegra/tegra210/
A Dxusb-padctl.c103 if (padctl->enable++ > 0) in tegra_xusb_padctl_enable()
106 value = padctl_readl(padctl, XUSB_PADCTL_ELPG_PROGRAM); in tegra_xusb_padctl_enable()
108 padctl_writel(padctl, value, XUSB_PADCTL_ELPG_PROGRAM); in tegra_xusb_padctl_enable()
129 if (padctl->enable == 0) { in tegra_xusb_padctl_disable()
134 if (--padctl->enable > 0) in tegra_xusb_padctl_disable()
160 err = tegra_xusb_padctl_enable(phy->padctl); in phy_prepare()
173 return tegra_xusb_padctl_disable(phy->padctl); in phy_unprepare()
231 struct tegra_xusb_padctl *padctl = phy->padctl; in pcie_phy_enable() local
403 .padctl = &padctl,
473 while (padctl.enable) in tegra_xusb_padctl_exit()
[all …]
A DMakefile10 obj-y += xusb-padctl.o
11 obj-y += ../xusb-padctl-common.o
/u-boot/arch/arm/mach-tegra/
A Dxusb-padctl-common.c53 for (i = 0; i < padctl.socdata->num_phys; i++) { in tegra_xusb_phy_get()
54 phy = &padctl.socdata->phys[i]; in tegra_xusb_phy_get()
68 for (i = 0; i < padctl->socdata->num_lanes; i++) in tegra_xusb_padctl_find_lane()
70 return &padctl->socdata->lanes[i]; in tegra_xusb_padctl_find_lane()
121 for (i = 0; i < padctl->socdata->num_functions; i++) in tegra_xusb_padctl_find_function()
172 value = padctl_readl(padctl, lane->offset); in tegra_xusb_padctl_group_apply()
189 padctl_writel(padctl, value, lane->offset); in tegra_xusb_padctl_group_apply()
251 err = ofnode_read_resource(node, 0, &padctl->regs); in tegra_xusb_padctl_parse_dt()
274 struct tegra_xusb_padctl padctl; variable
288 padctl.socdata = socdata; in tegra_xusb_process_nodes()
[all …]
A Dxusb-padctl-common.h39 struct tegra_xusb_padctl *padctl; member
85 extern struct tegra_xusb_padctl padctl;
87 static inline u32 padctl_readl(struct tegra_xusb_padctl *padctl, in padctl_readl() argument
90 return readl(padctl->regs.start + offset); in padctl_readl()
93 static inline void padctl_writel(struct tegra_xusb_padctl *padctl, in padctl_writel() argument
96 writel(value, padctl->regs.start + offset); in padctl_writel()
A DMakefile21 obj-y += xusb-padctl-dummy.o
/u-boot/arch/arm/dts/
A Dtegra210-p2371-2180.dts38 padctl@7009f000 {
A Dtegra210-p3450-0000.dts54 padctl@7009f000 {
A Dtegra124.dtsi53 phys = <&padctl TEGRA_XUSB_PADCTL_PCIE>;
624 phys = <&padctl TEGRA_XUSB_PADCTL_SATA>;
674 nvidia,xusb-padctl = <&padctl>;
679 padctl: padctl@7009f000 { label
680 compatible = "nvidia,tegra124-xusb-padctl";
683 reset-names = "padctl";
A Dtegra210.dtsi50 phys = <&padctl TEGRA_XUSB_PADCTL_PCIE>;
691 padctl: padctl@7009f000 { label
692 compatible = "nvidia,tegra210-xusb-padctl";
695 reset-names = "padctl";
A Dtegra124-cei-tk1-som.dts279 padctl@7009f000 {
A Dtegra124-jetson-tk1.dts278 padctl@7009f000 {
A Dtegra124-apalis.dts1934 padctl@7009f000 {

Completed in 19 milliseconds