Home
last modified time | relevance | path

Searched refs:per_pll_fdbck (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/arm/mach-socfpga/include/mach/
A Dclock_manager_s10.h52 u32 per_pll_fdbck; member
/u-boot/arch/arm/mach-socfpga/
A Dclock_manager_s10.c81 mdiv = (cfg->per_pll_fdbck >> CLKMGR_FDBCK_MDIV_OFFSET) & in cm_basic_init()
95 writel(cfg->per_pll_fdbck, in cm_basic_init()
/u-boot/drivers/clk/altera/
A Dclk-agilex.h42 u32 per_pll_fdbck; member
A Dclk-agilex.c285 CM_REG_WRITEL(plat, cfg->per_pll_fdbck, CLKMGR_PERPLL_FDBCK); in clk_basic_init()

Completed in 7 milliseconds