Home
last modified time | relevance | path

Searched refs:phy1_dqs (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A Dclock_init.h90 unsigned phy1_dqs; member
A Dclock_init_exynos5.c193 .phy1_dqs = 0x08080808,
296 .phy1_dqs = 0x08080808,
399 .phy1_dqs = 0x08080808,
A Ddmc_init_ddr3.c81 writel(mem->phy1_dqs, &phy1_ctrl->phy_con4); in ddr3_mem_ctrl_init()

Completed in 5 milliseconds