Home
last modified time | relevance | path

Searched refs:phy_regs (Results 1 – 14 of 14) sorted by relevance

/u-boot/drivers/usb/host/
A Dutmi-armada100.c21 struct armd1usb_phy_reg *phy_regs = in utmi_phy_init() local
25 setbits_le32(&phy_regs->utmi_ctrl, INPKT_DELAY_SOF | PLL_PWR_UP); in utmi_phy_init()
27 setbits_le32(&phy_regs->utmi_ctrl, PHY_PWR_UP); in utmi_phy_init()
29 clrbits_le32(&phy_regs->utmi_pll, PLL_FBDIV_MASK | PLL_REFDIV_MASK); in utmi_phy_init()
32 setbits_le32(&phy_regs->utmi_tx, PHSEL_VAL << CK60_PHSEL); in utmi_phy_init()
36 while (--timeout && ((readl(&phy_regs->utmi_pll) & PLL_READY) == 0)) in utmi_phy_init()
42 setbits_le32(&phy_regs->utmi_pll, VCOCAL_START); in utmi_phy_init()
44 clrbits_le32(&phy_regs->utmi_pll, VCOCAL_START); in utmi_phy_init()
47 setbits_le32(&phy_regs->utmi_tx, RCAL_START); in utmi_phy_init()
49 clrbits_le32(&phy_regs->utmi_tx, RCAL_START); in utmi_phy_init()
[all …]
A Dehci-mxs.c24 struct mxs_usbphy_regs *phy_regs; member
110 writel(USBPHY_CTRL_SFTRST, &port->phy_regs->hw_usbphy_ctrl_set); in ehci_hcd_init()
113 &port->phy_regs->hw_usbphy_ctrl_clr); in ehci_hcd_init()
121 writel(0, &port->phy_regs->hw_usbphy_pwd); in ehci_hcd_init()
125 &port->phy_regs->hw_usbphy_ctrl_set); in ehci_hcd_init()
166 writel(tmp, &port->phy_regs->hw_usbphy_pwd); in ehci_hcd_stop()
/u-boot/drivers/usb/phy/
A Domap_usb_phy.c74 val = readl(&phy_regs->pll_status); in omap_usb_dpll_relock()
89 val = readl(&phy_regs->pll_config_1); in omap_usb_dpll_lock()
92 writel(val, &phy_regs->pll_config_1); in omap_usb_dpll_lock()
94 val = readl(&phy_regs->pll_config_2); in omap_usb_dpll_lock()
97 writel(val, &phy_regs->pll_config_2); in omap_usb_dpll_lock()
99 val = readl(&phy_regs->pll_config_1); in omap_usb_dpll_lock()
102 writel(val, &phy_regs->pll_config_1); in omap_usb_dpll_lock()
104 val = readl(&phy_regs->pll_config_4); in omap_usb_dpll_lock()
114 omap_usb_dpll_relock(phy_regs); in omap_usb_dpll_lock()
147 omap_usb_dpll_lock(phy_regs); in omap_usb3_phy_init()
[all …]
/u-boot/drivers/ram/rockchip/
A Dsdram_phy_px30.c172 struct ddr_phy_regs *phy_regs, struct ddr_phy_skew *skew, in phy_cfg() argument
178 for (i = 0; phy_regs->phy[i][0] != 0xFFFFFFFF; i++) { in phy_cfg()
179 writel(phy_regs->phy[i][1], in phy_cfg()
180 phy_base + phy_regs->phy[i][0]); in phy_cfg()
A Dsdram_rk3399.c885 params->phy_regs.denali_phy[937] & in pctl_start()
897 const u32 *params_phy = params->phy_regs.denali_phy; in pctl_cfg()
992 writel(params->phy_regs.denali_phy[83] + (0x10 << 16), in pctl_cfg()
994 writel(params->phy_regs.denali_phy[84] + (0x10 << 8), in pctl_cfg()
996 writel(params->phy_regs.denali_phy[211] + (0x10 << 16), in pctl_cfg()
998 writel(params->phy_regs.denali_phy[212] + (0x10 << 8), in pctl_cfg()
1000 writel(params->phy_regs.denali_phy[339] + (0x10 << 16), in pctl_cfg()
1002 writel(params->phy_regs.denali_phy[340] + (0x10 << 8), in pctl_cfg()
1006 writel(params->phy_regs.denali_phy[468] + (0x10 << 8), in pctl_cfg()
2143 denali_phy_params = params->phy_regs.denali_phy; in lpddr4_modify_param()
[all …]
A Dsdram_rk3328.c367 phy_cfg(dram->phy, &sdram_params->phy_regs, &sdram_params->skew, in sdram_init()
A Dsdram_px30.c510 phy_cfg(dram->phy, &sdram_params->phy_regs, sdram_params->skew, in sdram_init_()
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dsdram_phy_px30.h62 struct ddr_phy_regs *phy_regs, struct ddr_phy_skew *skew,
A Dsdram_rk3399.h81 struct rk3399_ddr_publ_regs phy_regs; member
A Dsdram_px30.h129 struct ddr_phy_regs phy_regs; member
A Dsdram_rk3328.h261 struct ddr_phy_regs phy_regs; member
/u-boot/drivers/ram/sifive/
A Dfu540_ddr.c98 struct fu540_ddrphy phy_regs; member
258 physet = params->phy_regs.denali_phy[i]; in fu540_ddr_setup()
263 physet = params->phy_regs.denali_phy[i]; in fu540_ddr_setup()
/u-boot/include/
A Dfm_eth.h74 .phy_regs = (void *)pregs, \
186 void *phy_regs; member
A Dvsc9953.h693 .phy_regs = NULL, \
704 void *phy_regs; member

Completed in 29 milliseconds