/u-boot/arch/powerpc/cpu/mpc85xx/ |
A D | interrupts.c | 39 out_be32(&pic->gcr, MPC85xx_PICGCR_RST); in interrupt_init_cpu() 40 while (in_be32(&pic->gcr) & MPC85xx_PICGCR_RST) in interrupt_init_cpu() 42 out_be32(&pic->gcr, MPC85xx_PICGCR_M); in interrupt_init_cpu() 43 in_be32(&pic->gcr); in interrupt_init_cpu() 52 debug("iivpr1@%x = %x\n", (uint)&pic->iivpr1, pic->iivpr1); in interrupt_init_cpu() 55 debug("iivpr2@%x = %x\n", (uint)&pic->iivpr2, pic->iivpr2); in interrupt_init_cpu() 58 debug("iivpr3@%x = %x\n", (uint)&pic->iivpr3, pic->iivpr3); in interrupt_init_cpu() 62 debug("iivpr8@%x = %x\n", (uint)&pic->iivpr8, pic->iivpr8); in interrupt_init_cpu() 66 debug("iivpr9@%x = %x\n", (uint)&pic->iivpr9, pic->iivpr9); in interrupt_init_cpu() 70 debug("iivpr10@%x = %x\n", (uint)&pic->iivpr10, pic->iivpr10); in interrupt_init_cpu() [all …]
|
A D | mp.c | 53 volatile ccsr_pic_t *pic = (void *)(CONFIG_SYS_MPC8xxx_PIC_ADDR); in cpu_reset() local 54 out_be32(&pic->pir, 1 << nr); in cpu_reset() 56 (void)in_be32(&pic->pir); in cpu_reset() 57 out_be32(&pic->pir, 0x0); in cpu_reset() 262 volatile ccsr_pic_t *pic; in plat_mp_up() local 270 pic = (void *)(CONFIG_SYS_MPC8xxx_PIC_ADDR); in plat_mp_up() 272 whoami = in_be32(&pic->whoami); in plat_mp_up() 341 volatile ccsr_pic_t *pic = (void *)(CONFIG_SYS_MPC8xxx_PIC_ADDR); in plat_mp_up() local 345 whoami = in_be32(&pic->whoami); in plat_mp_up()
|
A D | config.mk | 7 PLATFORM_RELFLAGS += -msingle-pic-base -fno-jump-tables
|
A D | traps.c | 267 volatile ccsr_pic_t *pic = (void *)(CONFIG_SYS_MPC8xxx_PIC_ADDR); in ExtIntException() local 278 vect = pic->iack0; in ExtIntException() 279 printf(" irq IACK0@%05x=%d\n",(int)&pic->iack0,vect); in ExtIntException()
|
/u-boot/arch/powerpc/cpu/mpc86xx/ |
A D | interrupts.c | 32 volatile ccsr_pic_t *pic = &immr->im_pic; in interrupt_init_cpu() local 43 pic->gcr = MPC86xx_PICGCR_RST; in interrupt_init_cpu() 44 while (pic->gcr & MPC86xx_PICGCR_RST) in interrupt_init_cpu() 46 pic->gcr = MPC86xx_PICGCR_MODE; in interrupt_init_cpu() 56 debug("iivpr1@%p = %x\n", &pic->iivpr1, pic->iivpr1); in interrupt_init_cpu() 59 debug("iivpr2@%p = %x\n", &pic->iivpr2, pic->iivpr2); in interrupt_init_cpu() 62 debug("iivpr3@%p = %x\n", &pic->iivpr3, pic->iivpr3); in interrupt_init_cpu() 65 pic->iivpr8 = 0x810008; /* enable pcie1 interrupts */ in interrupt_init_cpu() 66 debug("iivpr8@%p = %x\n", &pic->iivpr8, pic->iivpr8); in interrupt_init_cpu() 69 pic->iivpr9 = 0x810009; /* enable pcie2 interrupts */ in interrupt_init_cpu() [all …]
|
/u-boot/arch/powerpc/dts/ |
A D | qoriq-mpic.dtsi | 8 mpic: pic@40000 { 13 compatible = "fsl,mpic", "chrp,open-pic"; 14 device_type = "open-pic";
|
A D | mpc8548-post.dtsi | 16 mpic: pic@40000 { 22 device_type = "open-pic";
|
A D | p5040.dtsi | 52 mpic: pic@40000 { 57 compatible = "fsl,mpic", "chrp,open-pic"; 58 device_type = "open-pic";
|
A D | t102x.dtsi | 42 mpic: pic@40000 { 47 compatible = "fsl,mpic", "chrp,open-pic"; 48 device_type = "open-pic";
|
A D | p1010si-post.dtsi | 15 mpic: pic@40000 { 21 device_type = "open-pic";
|
A D | p2041.dtsi | 53 mpic: pic@40000 { 58 compatible = "fsl,mpic", "chrp,open-pic"; 59 device_type = "open-pic";
|
A D | p4080.dtsi | 73 mpic: pic@40000 { 78 compatible = "fsl,mpic", "chrp,open-pic"; 79 device_type = "open-pic";
|
A D | p1020-post.dtsi | 28 mpic: pic@40000 { 34 device_type = "open-pic";
|
A D | p2020-post.dtsi | 22 mpic: pic@40000 { 28 device_type = "open-pic";
|
A D | socrates.dts | 222 mpic: pic@40000 { 227 compatible = "chrp,open-pic"; 228 device_type = "open-pic"; 290 fpga_pic: fpga-pic@3,10 { 291 compatible = "abb,socrates-fpga-pic";
|
A D | p3041.dtsi | 53 mpic: pic@40000 { 58 compatible = "fsl,mpic", "chrp,open-pic"; 59 device_type = "open-pic";
|
A D | t104x.dtsi | 52 mpic: pic@40000 { 57 compatible = "fsl,mpic", "chrp,open-pic"; 58 device_type = "open-pic";
|
A D | km836x.dtsi | 87 ipic: pic@700 { 90 compatible = "fsl,pq2pro-pic", "fsl,ipic";
|
A D | t2080.dtsi | 52 mpic: pic@40000 { 58 device_type = "open-pic";
|
/u-boot/arch/xtensa/dts/ |
A D | xtfpga.dtsi | 5 interrupt-parent = <&pic>; 28 pic: pic { label 29 compatible = "cdns,xtensa-pic";
|
/u-boot/arch/powerpc/cpu/mpc83xx/ |
A D | config.mk | 6 PLATFORM_RELFLAGS += -msingle-pic-base -fno-jump-tables
|
/u-boot/arch/xtensa/ |
A D | config.mk | 6 PLATFORM_CPPFLAGS += -D__XTENSA__ -mlongcalls -mforce-no-pic \
|
/u-boot/arch/powerpc/cpu/mpc8xxx/ |
A D | cpu.c | 238 ccsr_pic_t __iomem *pic = (void *)CONFIG_SYS_MPC8xxx_PIC_ADDR; in cpu_mask() local 243 return ((in_be32(&pic->frr) & MPC8xxx_PICFRR_NCPU_MASK) >> in cpu_mask() 255 ccsr_pic_t __iomem *pic = (void *)CONFIG_SYS_MPC8xxx_PIC_ADDR; in cpu_dsp_mask() local 260 return ((in_be32(&pic->frr) & MPC8xxx_PICFRR_NCPU_MASK) >> in cpu_dsp_mask()
|
/u-boot/arch/arm/ |
A D | config.mk | 14 CFLAGS_NON_EFI := -fno-pic -ffixed-r9 -ffunction-sections -fdata-sections 130 PLATFORM_CPPFLAGS += $(call cc-option, -fno-pic)
|
/u-boot/arch/mips/ |
A D | config.mk | 63 PLATFORM_CPPFLAGS += -G 0 -mno-abicalls -fno-pic
|