Home
last modified time | relevance | path

Searched refs:pixel_clock (Results 1 – 6 of 6) sorted by relevance

/u-boot/drivers/video/meson/
A Dmeson_dw_hdmi.c238 uint pixel_clock) in meson_dw_hdmi_phy_setup_mode() argument
240 pixel_clock = pixel_clock / 1000; in meson_dw_hdmi_phy_setup_mode()
244 if (pixel_clock >= 371250) { in meson_dw_hdmi_phy_setup_mode()
248 } else if (pixel_clock >= 297000) { in meson_dw_hdmi_phy_setup_mode()
252 } else if (pixel_clock >= 148500) { in meson_dw_hdmi_phy_setup_mode()
262 if (pixel_clock >= 371250) { in meson_dw_hdmi_phy_setup_mode()
266 } else if (pixel_clock >= 297000) { in meson_dw_hdmi_phy_setup_mode()
276 if (pixel_clock >= 371250) { in meson_dw_hdmi_phy_setup_mode()
281 } else if (pixel_clock >= 297000) { in meson_dw_hdmi_phy_setup_mode()
295 static int meson_dw_hdmi_phy_init(struct dw_hdmi *hdmi, uint pixel_clock) in meson_dw_hdmi_phy_init() argument
[all …]
/u-boot/include/
A Dphy-mipi-dphy.h278 int phy_mipi_dphy_get_default_config(unsigned long pixel_clock,
A Dedid.h39 unsigned char pixel_clock[2]; member
41 (((((uint32_t)(_x).pixel_clock[1]) << 8) + \
42 (_x).pixel_clock[0]) * 10000)
/u-boot/drivers/phy/
A Dphy-core-mipi-dphy.c19 int phy_mipi_dphy_get_default_config(unsigned long pixel_clock, in phy_mipi_dphy_get_default_config() argument
30 hs_clk_rate = pixel_clock * bpp; in phy_mipi_dphy_get_default_config()
/u-boot/drivers/video/
A Dtegra.c38 unsigned pixel_clock; /* Pixel clock in Hz */ member
138 div = ((rate * 2 + priv->pixel_clock / 2) / priv->pixel_clock) - 2; in update_display_mode()
290 if (priv->pixel_clock) in tegra_display_probe()
372 priv->pixel_clock = timing->pixelclock.typ; in tegra_lcd_of_to_plat()
/u-boot/drivers/video/exynos/
A Dexynos_fb.c208 unsigned long pixel_clock; in exynos_fimd_set_clock() local
212 pixel_clock = priv->vl_freq * in exynos_fimd_set_clock()
218 pixel_clock = priv->vl_freq * in exynos_fimd_set_clock()
223 pixel_clock = priv->vl_freq * in exynos_fimd_set_clock()
240 remainder = do_div(src_clock, pixel_clock); in exynos_fimd_set_clock()
244 remainder_div = remainder / pixel_clock; in exynos_fimd_set_clock()

Completed in 12 milliseconds