Home
last modified time | relevance | path

Searched refs:pll0_div (Results 1 – 6 of 6) sorted by relevance

/u-boot/drivers/clk/renesas/
A Drenesas-cpg-mssr.h31 unsigned int pll0_div; member
A Dr8a7792-cpg-mssr.c218 .pll0_div = 2,
A Dr8a7794-cpg-mssr.c247 .pll0_div = 2,
A Dr8a7791-cpg-mssr.c272 .pll0_div = 2,
A Dr8a7790-cpg-mssr.c270 .pll0_div = 2,
A Dclk-rcar-gen2.c159 rate = (gen2_clk_get_rate(&parent) * mult) / info->pll0_div; in gen2_clk_get_rate()

Completed in 12 milliseconds