Searched refs:pll_out (Results 1 – 7 of 7) sorted by relevance
| /u-boot/arch/arm/mach-davinci/ |
| A D | cpu.c | 41 int pll_out; in clk_get() local
44 pll_out = CONFIG_SYS_OSCIN_FREQ; in clk_get()
64 pll_out /= pre_div; in clk_get()
65 pll_out *= pllm; in clk_get()
73 pll_out /= post_div; in clk_get()
78 pll_out /= (readl(pll_base + sysdiv[id - 1]) & in clk_get()
82 return pll_out; in clk_get()
|
| /u-boot/arch/arm/mach-tegra/ |
| A D | clock.c | 288 clrsetbits_le32(&pll->pll_out[pllout >> 1], in clock_set_pllout()
797 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra30_set_up_pllp()
803 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra30_set_up_pllp()
808 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra30_set_up_pllp()
814 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra30_set_up_pllp()
|
| /u-boot/arch/arm/mach-tegra/tegra20/ |
| A D | warmboot_avp.c | 202 writel(reg, &clkrst->crc_pll[CLOCK_ID_MEMORY].pll_out[0]); in wb_start()
|
| /u-boot/arch/arm/mach-tegra/tegra210/ |
| A D | clock.c | 949 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra210_setup_pllp()
953 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra210_setup_pllp()
958 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra210_setup_pllp()
964 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra210_setup_pllp()
1028 clrbits_le32(&clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_out[1], in clock_early_init()
|
| /u-boot/arch/arm/include/asm/arch-tegra/ |
| A D | clk_rst.h | 14 uint pll_out[2]; member
|
| /u-boot/arch/arm/mach-tegra/tegra114/ |
| A D | clock.c | 701 writel(0x00561600, &clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_out[1]); in clock_early_init()
|
| /u-boot/arch/arm/mach-tegra/tegra124/ |
| A D | clock.c | 881 writel(0x00561600, &clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_out[1]); in clock_early_init()
|
Completed in 15 milliseconds