Home
last modified time | relevance | path

Searched refs:pll_video (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-imx/mx7/
A Dclock.c842 reg = readl(&ccm_anatop->pll_video); in enable_pll_video()
/u-boot/arch/arm/include/asm/arch-mx6/
A Dimx-regs.h820 u32 pll_video; /* 0x0a0 */ member
/u-boot/arch/arm/include/asm/arch-mx7/
A Dcrm_regs.h126 uint32_t pll_video; /* offset 0x0130 */ member

Completed in 27 milliseconds