Searched refs:pllar (Results 1 – 5 of 5) sorted by relevance
24 void at91_plla_init(u32 pllar);25 void at91_pllb_init(u32 pllar);
40 u32 pllar; /* 0x28 PLL A Register */ member
137 gd->arch.plla_rate_hz = at91_pll_rate(main_clock, readl(&pmc->pllar)); in at91_clock_init()203 void at91_plla_init(u32 pllar) in at91_plla_init() argument207 writel(pllar, &pmc->pllar); in at91_plla_init()
80 gd->arch.plla_rate_hz = at91_pll_rate(main_clock, readl(&pmc->pllar)); in at91_clock_init()117 void at91_plla_init(u32 pllar) in at91_plla_init() argument121 writel(pllar, &pmc->pllar); in at91_plla_init()
129 gd->arch.plla_rate_hz = at91_pll_rate(main_clock, readl(&pmc->pllar)); in at91_clock_init()
Completed in 5 milliseconds