Home
last modified time | relevance | path

Searched refs:policy (Results 1 – 10 of 10) sorted by relevance

/u-boot/arch/x86/cpu/ivybridge/
A Dmodel_206ax.c347 static void set_energy_perf_bias(u8 policy) in set_energy_perf_bias() argument
354 msr.lo |= policy & 0xf; in set_energy_perf_bias()
357 debug("model_x06ax: energy policy set to %u\n", policy); in set_energy_perf_bias()
/u-boot/test/py/tests/test_efi_secboot/
A Dopenssl.cnf9 policy = policy_min
/u-boot/doc/
A DREADME.fsl-trustzone-components16 - Provides a programming model to set access control policy via the TZPC
A DREADME.sched27 - There are NO priorities, and the scheduling policy is round-robin
/u-boot/arch/x86/cpu/broadwell/
A Dcpu_full.c507 static void set_energy_perf_bias(u8 policy) in set_energy_perf_bias() argument
520 msr.lo |= policy & 0xf; in set_energy_perf_bias()
523 debug("cpu: energy policy set to %u\n", policy); in set_energy_perf_bias()
/u-boot/board/technexion/pico-imx6ul/
A DREADME157 [ 0.000000] Memory policy: Data cache writealloc
/u-boot/board/keymile/km_arm/
A Dkwbimage_128M16_1.cfg93 # bit 16: 0, CPU to Dram Write buffer policy
A Dkwbimage_256M8_1.cfg93 # bit 16: 0, CPU to Dram Write buffer policy
/u-boot/doc/develop/
A Dlogging.rst219 num policy level categories files
/u-boot/arch/arm/
A DKconfig347 prompt "Select the ARM data write cache policy"

Completed in 11 milliseconds