Home
last modified time | relevance | path

Searched refs:prediv (Results 1 – 9 of 9) sorted by relevance

/u-boot/arch/arm/mach-davinci/include/mach/
A Ddm365_lowlevel.h16 int dm365_pll1_init(unsigned long pllmult, unsigned long prediv);
17 int dm365_pll2_init(unsigned long pllm, unsigned long prediv);
A Dpll_defs.h19 unsigned int prediv; /* 0x114 */ member
A Dhardware.h205 dv_reg prediv; member
/u-boot/drivers/video/rockchip/
A Drk_mipi.c202 u64 prediv = 1; in rk_mipi_phy_enable() local
275 prediv = i; in rk_mipi_phy_enable()
279 fbdiv = ddr_clk * prediv / refclk; in rk_mipi_phy_enable()
280 ddr_clk = refclk * fbdiv / prediv; in rk_mipi_phy_enable()
284 __func__, refclk, prediv, fbdiv, ddr_clk); in rk_mipi_phy_enable()
287 test_data[0] = prediv - 1; in rk_mipi_phy_enable()
/u-boot/drivers/clk/imx/
A Dclk-composite-8m.c60 int *prediv, int *postdiv) in imx8m_clk_composite_compute_dividers() argument
66 *prediv = 1; in imx8m_clk_composite_compute_dividers()
74 *prediv = div1; in imx8m_clk_composite_compute_dividers()
/u-boot/arch/arm/mach-keystone/
A Dclock.c282 unsigned long mult = 1, prediv = 1, output_div = 2; in pll_freq_get() local
291 prediv = (tmp & CFG_PLLCTL0_PLLD_MASK) + 1; in pll_freq_get()
300 ret = ret / prediv / output_div * mult; in pll_freq_get()
332 prediv = (tmp & CFG_PLLCTL0_PLLD_MASK) + 1; in pll_freq_get()
337 ret = ((ret / prediv) * mult) / output_div; in pll_freq_get()
/u-boot/drivers/clk/renesas/
A Dclk-rcar-gen3.c166 u32 value, mult, div, prediv, postdiv; in gen3_clk_get_rate64() local
296 prediv = (value >> CPG_RPC_PREDIV_OFFSET) & in gen3_clk_get_rate64()
298 if (prediv == 2) in gen3_clk_get_rate64()
300 else if (prediv == 3) in gen3_clk_get_rate64()
311 core->parent, prediv, postdiv, rate); in gen3_clk_get_rate64()
/u-boot/arch/arm/mach-keystone/include/mach/
A Dclock_defs.h23 u32 prediv; /* 14 */ member
/u-boot/arch/arm/mach-davinci/
A Dda850_lowlevel.c86 &reg->prediv); in da850_pll_init()

Completed in 12 milliseconds