Home
last modified time | relevance | path

Searched refs:puen (Results 1 – 9 of 9) sorted by relevance

/u-boot/arch/arm/cpu/arm926ejs/mx27/
A Dgeneric.c219 writel(readl(&regs->port[port].puen) | (1 << pin), in imx_gpio_mode()
220 &regs->port[port].puen); in imx_gpio_mode()
222 writel(readl(&regs->port[port].puen) & ~(1 << pin), in imx_gpio_mode()
223 &regs->port[port].puen); in imx_gpio_mode()
/u-boot/arch/arm/include/asm/arch-mx27/
A Dgpio.h29 u32 puen; member
/u-boot/board/armadeus/apf27/
A Dapf27.c65 u32 puen, u32 gius) in apf27_port_init() argument
81 writel(puen, &regs->port[port].puen); in apf27_port_init()
/u-boot/drivers/pinctrl/renesas/
A Dsh_pfc.h179 u32 puen; /* Pull-enable or pull-up control register */ member
185 .puen = r1, \
A Dpfc.c349 for (i = 0; pfc->info->bias_regs[i].puen; i++) { in sh_pfc_pin_to_bias_reg()
A Dpfc-r8a77990.c5248 if (!(sh_pfc_read(pfc, reg->puen) & BIT(bit))) in r8a77990_pinmux_get_bias()
5267 enable = sh_pfc_read(pfc, reg->puen) & ~BIT(bit); in r8a77990_pinmux_set_bias()
5276 sh_pfc_write(pfc, reg->puen, enable); in r8a77990_pinmux_set_bias()
A Dpfc-r8a7795.c6220 if (!(sh_pfc_read(pfc, reg->puen) & BIT(bit))) in r8a7795_pinmux_get_bias()
6239 enable = sh_pfc_read(pfc, reg->puen) & ~BIT(bit); in r8a7795_pinmux_set_bias()
6248 sh_pfc_write(pfc, reg->puen, enable); in r8a7795_pinmux_set_bias()
A Dpfc-r8a7796.c6131 if (!(sh_pfc_read(pfc, reg->puen) & BIT(bit))) in r8a7796_pinmux_get_bias()
6150 enable = sh_pfc_read(pfc, reg->puen) & ~BIT(bit); in r8a7796_pinmux_set_bias()
6159 sh_pfc_write(pfc, reg->puen, enable); in r8a7796_pinmux_set_bias()
A Dpfc-r8a77965.c6427 if (!(sh_pfc_read(pfc, reg->puen) & BIT(bit))) in r8a77965_pinmux_get_bias()
6446 enable = sh_pfc_read(pfc, reg->puen) & ~BIT(bit); in r8a77965_pinmux_set_bias()
6455 sh_pfc_write(pfc, reg->puen, enable); in r8a77965_pinmux_set_bias()

Completed in 73 milliseconds