Home
last modified time | relevance | path

Searched refs:range (Results 1 – 25 of 314) sorted by relevance

12345678910>>...13

/u-boot/fs/btrfs/
A Dextent-cache.c32 else if (range->start + range->size <= entry->start) in cache_tree_comp_range()
45 range.size = entry->size; in cache_tree_comp_nodes()
64 else if (range->start + range->size <= entry->start) in cache_tree_comp_range2()
133 range.start = start; in lookup_cache_extent()
134 range.size = size; in lookup_cache_extent()
151 range.start = start; in lookup_cache_extent2()
152 range.size = size; in lookup_cache_extent2()
168 range.start = start; in search_cache_extent()
169 range.size = 1; in search_cache_extent()
189 range.start = start; in search_cache_extent2()
[all …]
/u-boot/arch/powerpc/cpu/mpc85xx/
A Dportals.c31 u32 *range; in fdt_portal() local
35 range = fdt_getprop_w(blob, off, "ranges", &len); in fdt_portal()
36 if (range == NULL) { in fdt_portal()
41 range[0] = 0; in fdt_portal()
43 range[1] = addr >> 32; in fdt_portal()
44 range[2] = addr & 0xffffffff; in fdt_portal()
45 range[3] = size; in fdt_portal()
47 range[1] = addr & 0xffffffff; in fdt_portal()
48 range[2] = size; in fdt_portal()
50 fdt_setprop_inplace(blob, off, "ranges", range, len); in fdt_portal()
/u-boot/drivers/gpio/
A Diproc_gpio.c103 struct iproc_gpio_pctrl_map *range = NULL; in iproc_get_pctrl_from_gpio() local
109 if (gpio == range->gpio_pin || in iproc_get_pctrl_from_gpio()
110 gpio < (range->gpio_pin + range->npins)) { in iproc_get_pctrl_from_gpio()
111 ret = range->pctrl_pin + (gpio - range->gpio_pin); in iproc_get_pctrl_from_gpio()
131 struct iproc_gpio_pctrl_map *range = NULL; in iproc_get_gpio_pctrl_mapping() local
141 range = devm_kzalloc(dev, sizeof(*range), GFP_KERNEL); in iproc_get_gpio_pctrl_mapping()
142 if (!range) in iproc_get_gpio_pctrl_mapping()
145 range->gpio_pin = args.args[0]; in iproc_get_gpio_pctrl_mapping()
146 range->pctrl_pin = args.args[1]; in iproc_get_gpio_pctrl_mapping()
147 range->npins = args.args[2]; in iproc_get_gpio_pctrl_mapping()
[all …]
/u-boot/drivers/core/
A Dregmap.c67 struct regmap_range *range; in regmap_init_mem_plat() local
74 for (range = map->ranges; count > 0; reg += 2, range++, count--) { in regmap_init_mem_plat()
75 range->start = *reg; in regmap_init_mem_plat()
76 range->size = reg[1]; in regmap_init_mem_plat()
115 range->start = r.start; in init_range()
130 range->size = sz; in init_range()
186 struct regmap_range *range; in regmap_init_mem_range() local
192 range = &map->ranges[0]; in regmap_init_mem_range()
193 range->start = r_start; in regmap_init_mem_range()
194 range->size = r_size; in regmap_init_mem_range()
[all …]
/u-boot/arch/arm/dts/
A Dsama5d2.dtsi100 #atmel,pll-clk-output-range-cells = <4>;
246 atmel,clk-output-range = <0 83000000>;
252 atmel,clk-output-range = <0 83000000>;
268 atmel,clk-output-range = <0 83000000>;
275 atmel,clk-output-range = <0 83000000>;
281 atmel,clk-output-range = <0 83000000>;
287 atmel,clk-output-range = <0 83000000>;
293 atmel,clk-output-range = <0 83000000>;
299 atmel,clk-output-range = <0 83000000>;
305 atmel,clk-output-range = <0 83000000>;
[all …]
A Dhi3798cv200.dtsi186 &range 9 4 2
187 &range 13 1 0
188 &range 14 1 1
189 &range 15 1 0
191 &range 21 3 1
193 &range 28 2 2
194 &range 86 1 1
195 &range 87 1 0
197 &range 34 3 0
198 &range 37 1 2
[all …]
A Dat91sam9g20.dtsi44 atmel,clk-input-range = <2000000 32000000>;
57 atmel,clk-input-range = <2000000 32000000>;
62 atmel,clk-output-range = <0 133000000>;
A Darmada-xp-mv78460.dtsi79 bus-range = <0x00 0xff>;
125 bus-range = <0x00 0xff>;
143 bus-range = <0x00 0xff>;
161 bus-range = <0x00 0xff>;
179 bus-range = <0x00 0xff>;
197 bus-range = <0x00 0xff>;
215 bus-range = <0x00 0xff>;
233 bus-range = <0x00 0xff>;
251 bus-range = <0x00 0xff>;
269 bus-range = <0x00 0xff>;
[all …]
A Darmada-380.dtsi46 bus-range = <0x00 0xff>;
70 bus-range = <0x00 0xff>;
89 bus-range = <0x00 0xff>;
108 bus-range = <0x00 0xff>;
/u-boot/drivers/power/regulator/
A Dstpmic1.c48 const struct stpmic1_range *range; in stpmic1_output_find_uv() local
53 if (sel >= range->min_sel && sel <= range->max_sel) in stpmic1_output_find_uv()
54 return range->min_uv + in stpmic1_output_find_uv()
55 (sel - range->min_sel) * range->step; in stpmic1_output_find_uv()
69 if (uv == range->min_uv && !range->step) in stpmic1_output_find_sel()
70 return range->min_sel; in stpmic1_output_find_sel()
72 if (uv >= range->min_uv && in stpmic1_output_find_sel()
73 uv <= range->min_uv + in stpmic1_output_find_sel()
74 (range->max_sel - range->min_sel) * range->step) in stpmic1_output_find_sel()
75 return range->min_sel + in stpmic1_output_find_sel()
[all …]
A Dsandbox.c80 struct output_range *range) in out_get_value() argument
99 ret = REG2VAL(range[dev->driver_data - 1].min, in out_get_value()
100 range[dev->driver_data - 1].step, in out_get_value()
107 struct output_range *range, int value) in out_set_value() argument
120 max_value = range[dev->driver_data - 1].max; in out_set_value()
127 reg_val = VAL2REG(range[dev->driver_data - 1].min, in out_set_value()
128 range[dev->driver_data - 1].step, in out_set_value()
/u-boot/board/xilinx/microblaze-generic/
A DKconfig18 int "USE_MSR_INSTR range (0:1)"
22 int "USE_PCMP_INSTR range (0:1)"
26 int "USE_BARREL range (0:1)"
30 int "USE_DIV range (0:1)"
/u-boot/drivers/clk/analogbits/
A Dwrpll-cln28hpc.c228 int range; in wrpll_configure_for_rate() local
304 range = __wrpll_calc_filter_range(post_divr_freq); in wrpll_configure_for_rate()
305 if (range < 0) in wrpll_configure_for_rate()
306 return range; in wrpll_configure_for_rate()
307 c->range = range; in wrpll_configure_for_rate()
/u-boot/drivers/clk/at91/
A Dclk-peripheral.c41 struct clk_range range; member
181 if (periph->id < PERIPHERAL_ID_MIN || !periph->range.max) { in clk_sam9x5_peripheral_set_rate()
188 if (periph->range.max && rate > periph->range.max) in clk_sam9x5_peripheral_set_rate()
219 u32 id, const struct clk_range *range) in at91_clk_register_sam9x5_peripheral() argument
225 if (!base || !layout || !name || !parent_name || !range) in at91_clk_register_sam9x5_peripheral()
235 periph->range = *range; in at91_clk_register_sam9x5_peripheral()
A Dclk-generic.c29 struct clk_range range; member
97 if (gck->range.max && rate > gck->range.max) in clk_gck_set_rate()
147 const struct clk_range *range) in at91_clk_register_generic() argument
155 !clk_mux_table || !mux_table || !range) in at91_clk_register_generic()
164 gck->range = *range; in at91_clk_register_generic()
/u-boot/cmd/ti/
A Dddr3.c237 u32 start_addr, end_addr, range, ecc_ctrl; in is_addr_valid() local
241 range = ECC_START_ADDR1 | (ECC_END_ADDR1 << 16); in is_addr_valid()
244 range = readl(&emif->emif_ecc_address_range_1); in is_addr_valid()
249 start_addr = ((range & EMIF_ECC_REG_ECC_START_ADDR_MASK) << 16) in is_addr_valid()
251 end_addr = (range & EMIF_ECC_REG_ECC_END_ADDR_MASK) + 0xFFFF + in is_addr_valid()
260 range = readl(&emif->emif_ecc_address_range_2); in is_addr_valid()
261 start_addr = ((range & EMIF_ECC_REG_ECC_START_ADDR_MASK) << 16) in is_addr_valid()
263 end_addr = (range & EMIF_ECC_REG_ECC_END_ADDR_MASK) + 0xFFFF + in is_addr_valid()
/u-boot/drivers/led/
A DKconfig143 range 2 10
148 Values range: 2 - 10
178 range 2 10
183 Values range: 2 - 10
213 range 2 10
218 Values range: 2 - 10
248 range 2 10
253 Values range: 2 - 10
283 range 2 10
288 Values range: 2 - 10
[all …]
/u-boot/drivers/net/
A Ddwmac_socfpga.c33 void *range; in dwmac_socfpga_of_to_plat() local
55 range = regmap_get_range(regmap, 0); in dwmac_socfpga_of_to_plat()
56 if (!range) { in dwmac_socfpga_of_to_plat()
61 pdata->phy_intf = range + args.args[0]; in dwmac_socfpga_of_to_plat()
/u-boot/drivers/pinctrl/renesas/
A Dpfc.c74 if (pin <= range->end) in sh_pfc_get_pin_index()
75 return pin >= range->start in sh_pfc_get_pin_index()
78 offset += range->end - range->start + 1; in sh_pfc_get_pin_index()
265 const struct pinmux_range *range; in sh_pfc_config_mux() local
271 range = NULL; in sh_pfc_config_mux()
275 range = &pfc->info->output; in sh_pfc_config_mux()
279 range = &pfc->info->input; in sh_pfc_config_mux()
365 struct sh_pfc_pin_range *range; in sh_pfc_init_ranges() local
400 range = pfc->ranges; in sh_pfc_init_ranges()
411 range++; in sh_pfc_init_ranges()
[all …]
/u-boot/lib/lzma/
A DLzmaDec.c20 #define NORMALIZE if (range < kTopValue) { range <<= 8; code = (code << 8) | (*buf++); }
53 #define UPDATE_0_CHECK range = bound;
153 UInt32 range = p->range; in LzmaDec_DecodeReal() local
343 range >>= 1; in LzmaDec_DecodeReal()
347 code -= range; in LzmaDec_DecodeReal()
350 code += range & t; in LzmaDec_DecodeReal()
440 p->range = range; in LzmaDec_DecodeReal()
515 UInt32 range = p->range; in LzmaDec_TryDummy() local
679 range >>= 1; in LzmaDec_TryDummy()
680 code -= range & (((code - range) >> 31) - 1); in LzmaDec_TryDummy()
[all …]
/u-boot/board/freescale/mx6memcal/
A DKconfig81 range 1 2
134 range 0 7
152 range 0 7
164 range 1 2
173 range 0 2
183 range 0 7
193 range 0 7
202 range 0 3
215 range 0 7
/u-boot/doc/device-tree-bindings/clock/
A Dst,stm32h7-rcc.txt104 - 0: Wide VCO range:192 to 836 MHz
105 - 1: Medium VCO range:150 to 420 MHz
107 - st,pllrge: PLL input frequency range
108 - 0: The PLL input (Vref / DIVM) clock range frequency is between 1 and 2 MHz
109 - 1: The PLL input (Vref / DIVM) clock range frequency is between 2 and 4 MHz
110 - 2: The PLL input (Vref / DIVM) clock range frequency is between 4 and 8 MHz
111 - 3: The PLL input (Vref / DIVM) clock range frequency is between 8 and 16 MHz
/u-boot/arch/arm/mach-k3/
A Dcommon.c234 u32 range[4], addr, size; in fdt_fixup_msmc_ram() local
264 range[0] = 0; in fdt_fixup_msmc_ram()
265 range[1] = cpu_to_fdt32(msmc_start >> 32); in fdt_fixup_msmc_ram()
266 range[2] = cpu_to_fdt32(msmc_start & 0xffffffff); in fdt_fixup_msmc_ram()
267 range[3] = cpu_to_fdt32(msmc_size); in fdt_fixup_msmc_ram()
268 ret = fdt_setprop(blob, node, "ranges", range, sizeof(range)); in fdt_fixup_msmc_ram()
/u-boot/include/
A Dregmap.h222 #define regmap_range_set(map, range, type, member, val) \ argument
225 regmap_raw_write_range(map, range, offsetof(type, member), \
249 #define regmap_range_get(map, range, type, member, valp) \ argument
250 regmap_raw_read_range(map, range, offsetof(type, member), \
/u-boot/test/py/tests/test_fs/
A Dtest_ext.py250 for i in range(0, 66):
259 for i in range(0, 66):
269 for i in range(64, 128):
292 for i in range(0, 66):
301 for i in range(0, 66):
311 for i in range(64, 128):

Completed in 43 milliseconds

12345678910>>...13