Home
last modified time | relevance | path

Searched refs:rate_count (Results 1 – 6 of 6) sorted by relevance

/u-boot/drivers/clk/imx/
A Dclk-pll14xx.c50 int rate_count; member
61 for (i = 0; i < pll->rate_count; i++) in imx_get_pll_settings()
358 pll->rate_count = pll_clk->rate_count; in imx_clk_pll14xx()
A Dclk-imx8mm.c53 .rate_count = ARRAY_SIZE(imx8mm_drampll_tbl),
59 .rate_count = ARRAY_SIZE(imx8mm_pll1416x_tbl),
65 .rate_count = ARRAY_SIZE(imx8mm_pll1416x_tbl),
A Dclk-imx8mn.c53 .rate_count = ARRAY_SIZE(imx8mn_drampll_tbl),
59 .rate_count = ARRAY_SIZE(imx8mn_pll1416x_tbl),
65 .rate_count = ARRAY_SIZE(imx8mn_pll1416x_tbl),
A Dclk-imx8mp.c53 .rate_count = ARRAY_SIZE(imx8mp_drampll_tbl),
59 .rate_count = ARRAY_SIZE(imx8mp_pll1416x_tbl),
65 .rate_count = ARRAY_SIZE(imx8mp_pll1416x_tbl),
A Dclk.h40 int rate_count; member
/u-boot/drivers/clk/rockchip/
A Dclk_px30.c167 unsigned int rate_count = ARRAY_SIZE(px30_pll_rates); in get_pll_settings() local
170 for (i = 0; i < rate_count; i++) { in get_pll_settings()
180 unsigned int rate_count = ARRAY_SIZE(px30_cpu_rates); in get_cpu_settings() local
183 for (i = 0; i < rate_count; i++) { in get_cpu_settings()

Completed in 10 milliseconds