Home
last modified time | relevance | path

Searched refs:reset_set_enable (Results 1 – 20 of 20) sorted by relevance

/u-boot/arch/arm/mach-tegra/tegra114/
A Dcpu.c170 reset_set_enable(PERIPH_ID_CACHE2, 0); in t114_init_clocks()
171 reset_set_enable(PERIPH_ID_GPIO, 0); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
173 reset_set_enable(PERIPH_ID_COP, 0); in t114_init_clocks()
174 reset_set_enable(PERIPH_ID_EMC, 0); in t114_init_clocks()
175 reset_set_enable(PERIPH_ID_I2C5, 0); in t114_init_clocks()
176 reset_set_enable(PERIPH_ID_FUSE, 0); in t114_init_clocks()
178 reset_set_enable(PERIPH_ID_MEM, 0); in t114_init_clocks()
181 reset_set_enable(PERIPH_ID_EMC1, 0); in t114_init_clocks()
182 reset_set_enable(PERIPH_ID_MC1, 0); in t114_init_clocks()
[all …]
A Dclock.c598 void reset_set_enable(enum periph_id periph_id, int enable) in reset_set_enable() function
/u-boot/arch/arm/mach-tegra/tegra124/
A Dcpu.c218 reset_set_enable(PERIPH_ID_CACHE2, 0); in tegra124_init_clocks()
219 reset_set_enable(PERIPH_ID_GPIO, 0); in tegra124_init_clocks()
220 reset_set_enable(PERIPH_ID_TMR, 0); in tegra124_init_clocks()
221 reset_set_enable(PERIPH_ID_COP, 0); in tegra124_init_clocks()
222 reset_set_enable(PERIPH_ID_EMC, 0); in tegra124_init_clocks()
223 reset_set_enable(PERIPH_ID_I2C5, 0); in tegra124_init_clocks()
224 reset_set_enable(PERIPH_ID_APBDMA, 0); in tegra124_init_clocks()
225 reset_set_enable(PERIPH_ID_MEM, 0); in tegra124_init_clocks()
226 reset_set_enable(PERIPH_ID_CORESIGHT, 0); in tegra124_init_clocks()
227 reset_set_enable(PERIPH_ID_MSELECT, 0); in tegra124_init_clocks()
[all …]
A Dclock.c746 void reset_set_enable(enum periph_id periph_id, int enable) in reset_set_enable() function
/u-boot/arch/arm/mach-tegra/tegra30/
A Dcpu.c106 reset_set_enable(PERIPH_ID_DVC_I2C, 1); in t30_init_clocks()
108 reset_set_enable(PERIPH_ID_MSELECT, 1); in t30_init_clocks()
126 reset_set_enable(PERIPH_ID_DVC_I2C, 0); in t30_init_clocks()
127 reset_set_enable(PERIPH_ID_MSELECT, 0); in t30_init_clocks()
A Dclock.c578 void reset_set_enable(enum periph_id periph_id, int enable) in reset_set_enable() function
/u-boot/drivers/reset/
A Dtegra-car-reset.c39 reset_set_enable(reset_ctl->id, 1); in tegra_car_reset_assert()
49 reset_set_enable(reset_ctl->id, 0); in tegra_car_reset_deassert()
/u-boot/arch/arm/mach-tegra/
A Dpowergate.c84 reset_set_enable(periph, 1); in tegra_powergate_sequence_power_up()
100 reset_set_enable(periph, 0); in tegra_powergate_sequence_power_up()
A Dclock.c481 reset_set_enable(periph_id, 1); in clock_start_periph_pll()
488 reset_set_enable(periph_id, 0); in clock_start_periph_pll()
505 reset_set_enable(periph_id, 1); in reset_periph()
509 reset_set_enable(periph_id, 0); in reset_periph()
649 reset_set_enable(periph_id, 1); in clock_ll_start_uart()
657 reset_set_enable(periph_id, 0); in clock_ll_start_uart()
A Dcpu.c376 reset_set_enable(PERIPH_ID_CPU, reset); in reset_A9_cpu()
385 reset_set_enable(PERIPH_ID_CORESIGHT, !enable); in clock_enable_coresight()
A Dboard2.c243 reset_set_enable(PERIPH_ID_SDMMC1, 1); in board_early_init_f()
A Dxusb-padctl-common.c297 reset_set_enable(PERIPH_ID_XUSB_PADCTL, 0); in tegra_xusb_process_nodes()
/u-boot/drivers/video/tegra124/
A Ddisplay.c446 reset_set_enable(PERIPH_ID_HOST1X, 0); in tegra124_lcd_init()
447 reset_set_enable(PERIPH_ID_DISP1, 0); in tegra124_lcd_init()
448 reset_set_enable(PERIPH_ID_PWM, 0); in tegra124_lcd_init()
449 reset_set_enable(PERIPH_ID_DPAUX, 0); in tegra124_lcd_init()
450 reset_set_enable(PERIPH_ID_SOR0, 0); in tegra124_lcd_init()
/u-boot/board/nvidia/nyan-big/
A Dnyan-big.c120 reset_set_enable(ids[i], 0); in enable_required_clocks()
/u-boot/arch/arm/mach-tegra/tegra210/
A Dxusb-padctl.c164 reset_set_enable(PERIPH_ID_PEX_USB_UPHY, 0); in phy_prepare()
171 reset_set_enable(PERIPH_ID_PEX_USB_UPHY, 1); in phy_unprepare()
472 reset_set_enable(PERIPH_ID_PEX_USB_UPHY, 1); in tegra_xusb_padctl_exit()
A Dclock.c841 void reset_set_enable(enum periph_id periph_id, int enable) in reset_set_enable() function
/u-boot/drivers/pci/
A Dpci_tegra.c615 reset_set_enable(PERIPH_ID_PCIEXCLK, 1); in tegra_pcie_power_on()
616 reset_set_enable(PERIPH_ID_AFI, 1); in tegra_pcie_power_on()
617 reset_set_enable(PERIPH_ID_PCIE, 1); in tegra_pcie_power_on()
633 reset_set_enable(PERIPH_ID_AFI, 0); in tegra_pcie_power_on()
785 reset_set_enable(PERIPH_ID_PCIEXCLK, 0);
/u-boot/arch/arm/include/asm/arch-tegra/
A Dclock.h130 void reset_set_enable(enum periph_id periph_id, int enable);
/u-boot/arch/arm/mach-tegra/tegra20/
A Dclock.c527 void reset_set_enable(enum periph_id periph_id, int enable) in reset_set_enable() function
/u-boot/drivers/usb/host/
A Dehci-tegra.c454 reset_set_enable(PERIPH_ID_USBD, 0); in init_utmi_usb_controller()

Completed in 29 milliseconds