Home
last modified time | relevance | path

Searched refs:rl_min_phase (Results 1 – 3 of 3) sorted by relevance

/u-boot/drivers/ddr/marvell/axp/
A Dddr3_hw_training.c494 DEBUG_MAIN_FULL_C("Min RL Phase: ", dram_info->rl_min_phase, 2); in ddr3_set_performance_params()
507 tmp2 = (dram_info->wl_max_phase - dram_info->rl_min_phase) / 2 + in ddr3_set_performance_params()
508 ((dram_info->wl_max_phase - dram_info->rl_min_phase) % 2 > in ddr3_set_performance_params()
A Dddr3_read_leveling.c95 dram_info->rl_min_phase = 10; in ddr3_read_leveling_hw()
115 if (phase < dram_info->rl_min_phase) in ddr3_read_leveling_hw()
116 dram_info->rl_min_phase = phase; in ddr3_read_leveling_hw()
A Dddr3_hw_training.h262 u32 rl_min_phase; member

Completed in 6 milliseconds